



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f88-i-ss

#### 2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of

its corresponding enable bit, or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (ADDRESS 0Ch)

_	U-0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	_	ADIF <sup>(1)</sup>	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
_						-		

bit 7 bit 0

- bit 7 Unimplemented: Read as '0'
- bit 6 ADIF: A/D Converter Interrupt Flag bit<sup>(1)</sup>
  - 1 = The A/D conversion completed (must be cleared in software)
  - 0 = The A/D conversion is not complete
    - Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.
- bit 5 RCIF: AUSART Receive Interrupt Flag bit
  - 1 = The AUSART receive buffer is full (cleared by reading RCREG)
  - 0 = The AUSART receive buffer is not full
- bit 4 TXIF: AUSART Transmit Interrupt Flag bit
  - 1 = The AUSART transmit buffer is empty (cleared by writing to TXREG)
  - 0 = The AUSART transmit buffer is full
- bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
  - 1 = The transmission/reception is complete (must be cleared in software)
  - 0 = Waiting to transmit/receive
- bit 2 CCP1IF: CCP1 Interrupt Flag bit

#### Capture mode

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

#### Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

#### PWM mode:


Unused in this mode.

- bit 1 TMR2IF: TMR2 to PR2 Interrupt Flag bit
  - 1 = A TMR2 to PR2 match occurred (must be cleared in software)
  - 0 = No TMR2 to PR2 match occurred
- bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit
  - 1 = The TMR1 register overflowed (must be cleared in software)
  - 0 = The TMR1 register did not overflow

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

FIGURE 5-11: BLOCK DIAGRAM OF RB3/PGM/CCP1<sup>(3)</sup> PIN



## **EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0**

CLRWDT ; Clear WDT and prescaler

BANKSEL OPTION\_REG ; Select Bank of OPTION\_REG

MOVLW b'xxxx0xxx' ; Select TMR0, new prescale


MOVWF OPTION\_REG ; value and clock source

## TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Mo	dule Regis	ter						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	GIE PEIE TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF							0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

**Legend:** x = unknown, u = unchanged. Shaded cells are not used by Timer0.






## FIGURE 10-3: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)



## FIGURE 10-4: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)



**NOTES:** 

## 11.3.2 AUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RB2/SDO/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence.

After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/ clearing enable bit RCIE (PIE1<5>).

Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then Overrun Error bit, OERR (RCSTA<1>), is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the

receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register, before reading RCREG, in order not to lose the old RX9D information.

When setting up a synchronous master reception:

- Initialize the SPBRG register for the appropriate baud rate (Section 11.1 "AUSART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

TABLE 11-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E		Valu all o Res	ther
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF <sup>(1)</sup>	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000	0000	-000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	x000	0000	000x
1Ah	RCREG	AUSART	Receive	Data Regi	ster					0000	0000	0000	0000
8Ch	PIE1	_	ADIE <sup>(1)</sup>	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000	0000	-000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -	-010	0000	-010
99h	SPBRG	Baud Ra	te Genera	ator Regist	er					0000	0000	0000	0000

 $\textbf{Legend:} \qquad \textbf{x} = \text{unknown, -= unimplemented, read as '0'}. \label{eq:x} Shaded cells are not used for synchronous master reception.}$ 

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

## 12.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (Chold) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 12-2. The maximum recommended impedance for analog sources is 10  $k\Omega$ . As the impedance is decreased, the

acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

#### **EQUATION 12-1: ACQUISITION TIME**

```
TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient

= TAMP + TC + TCOFF

= 2 \mu s + TC + [(Temperature -25^{\circ}C)(0.05 \mu s/^{\circ}C)]

TC = CHOLD (RIC + RSs + Rs) In(1/2047)

= -120 \text{ pF} (1 \text{ k}\Omega + 7 \text{ k}\Omega + 10 \text{ k}\Omega) In(0.0004885)

= 16.47 \mu s

TACQ = 2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)

= 19.72 \mu s
```

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

#### FIGURE 12-2: ANALOG INPUT MODEL




TABLE 15-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
TXREG	0000 0000	0000 0000	uuuu uuuu
RCREG	0000 0000	0000 0000	uuuu uuuu
ADRESH	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	1111 1111	1111 1111	uuuu uuuu
TRISA	1111 1111	1111 1111	uuuu uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	-000 0000	-000 0000	-uuu uuuu
PIE2	00-0	00-0	uu-u
PCON	0q	uu	uu
OSCCON	-000 0000	-000 0000	-uuu uuuu
OSCTUNE	00 0000	00 0000	uu uuuu
PR2	1111 1111	1111 1111	1111 1111
SSPADD	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	0000 0000	0000 0000	uuuu uuuu
TXSTA	0000 -010	0000 -010	uuuu -u1u
SPBRG	0000 0000	0000 0000	uuuu uuuu
ANSEL	-111 1111	-111 1111	-111 1111
CMCON	0000 0111	0000 0111	uuuu u111
CVRCON	000- 0000	000- 0000	uuu- uuuu
WDTCON	0 1000	0 1000	u uuuu
ADRESL	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	0000	0000	uuuu
EEDATA	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATH	xx xxxx	uu uuuu	uu uuuu
EEADRH	xxx	uuu	uuu
EECON1	xx x000	ux u000	uu uuuu
EECON2			

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition

Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>3:</sup> See Table 15-3 for Reset value for specific condition.

FIGURE 15-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH PULL-UP RESISTOR)




FIGURE 15-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 1





FIGURE 15-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2



#### 15.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge-triggered, either rising if bit INTEDG (OPTION\_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit, INT0IF (INTCON<1>), is set. This interrupt can be disabled by clearing enable bit INT0IE (INTCON<4>). Flag bit INT0IF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep, if bit INT0IE was set prior to going into Sleep. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector, following wake-up. See Section 15.13 "Power-Down Mode (Sleep)" for details on Sleep mode.

#### 15.10.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>), see **Section 6.0 "Timer0 Module"**.

#### 15.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>), see Section 3.2 "EECON1 and EECON2 Registers".

## 15.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, STATUS registers).

Since the upper 16 bytes of each bank are common in the PIC16F87/88 devices, temporary holding registers W\_TEMP, STATUS\_TEMP and PCLATH\_TEMP should be placed in here. These 16 locations don't require banking and therefore, make it easier for context save and restore. The same code shown in Example 15-1 can be used.

### **EXAMPLE 15-1:** SAVING STATUS, W AND PCLATH REGISTERS IN RAM

```
MOVWF
         W TEMP
                            ;Copy W to TEMP register
SWAPF
         STATUS, W
                            ;Swap status to be saved into W
CLRF
         STATUS
                            ; bank 0, regardless of current bank, Clears IRP, RP1, RP0
         STATUS_TEMP
MOVWF
                           ; Save status to bank zero STATUS TEMP register
                           ;Only required if using page 1
MOVF
         PCLATH, W
         PCLATH TEMP
MOVWF
                            ;Save PCLATH into W
CLRF
         PCLATH
                            ; Page zero, regardless of current page
:(ISR)
                            : (Insert user code here)
MOVF
         PCLATH_TEMP, W
                           ; Restore PCLATH
MOVWF
         PCLATH
                            ; Move W into PCLATH
SWAPF
         STATUS_TEMP, W
                            ;Swap STATUS_TEMP register into W
                            ; (sets bank to original state)
MOVWF
         STATUS
                            ; Move W into STATUS register
SWAPF
         W TEMP, F
                            ;Swap W TEMP
                            ;Swap W_TEMP into W
SWAPF
         W_TEMP, W
```

#### **Instruction Descriptions** 16.2

ADDLW	Add Literal and W	ANDWF	AND W with f			
Syntax:	[label] ADDLW k	Syntax:	[ label ] ANDWF f,d			
Operands:	$0 \leq k \leq 255$	Operands:	$0 \leq f \leq 127$			
Operation:	$(W) + k \rightarrow (W)$		d ∈ [0,1]			
Status Affected:	C, DC, Z	Operation:	(W) .AND. (f) $\rightarrow$ (destination)			
Description:	The contents of the W register	Status Affected:	Z			
·	are added to the eight-bit literal 'k' and the result is placed in the W register.	Description:	AND the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.			

ADDWF	Add W and f	BCF	Bit Clear f
Syntax:	[label] ADDWF f,d	Syntax:	[ label ] BCF f,b
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$(W) + (f) \rightarrow (destination)$	Operation:	$0 \rightarrow (f < b >)$
Status Affected:	C, DC, Z	Status Affected:	None
Description:	Add the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W	BSF	Bit Set f		
Syntax:	[ label ] ANDLW k	Syntax:	[ label ] BSF f,b		
Operands:	$0 \leq k \leq 255$	Operands:	$0 \leq f \leq 127$		
Operation:	(W) .AND. (k) $\rightarrow$ (W)		$0 \le b \le 7$		
Status Affected:	Z	Operation:	$1 \to (f < b >)$		
Description:	The contents of W register are	Status Affected:	None		
·	AND'ed with the eight-bit literal 'k'. The result is placed in the W register.	Description:	Bit 'b' in register 'f' is set.		

## 17.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C® for Various Device Families
  - MPASM™ Assembler
  - MPLINK<sup>TM</sup> Object Linker/ MPLIB<sup>TM</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit™ 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

## 17.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## FIGURE 18-16: AUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 18-11: AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characte	eristic	Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 <b>F</b> 87/88	_	_	80	ns	
		Clock High to Data Out Valid	PIC16 <b>LF</b> 87/88	_	_	100	ns	
121	Tckrf	Clock Out Rise Time and Fall	PIC16 <b>F</b> 87/88	_	_	45	ns	
		Time (Master mode)	PIC16 <b>LF</b> 87/88	_	_	50	ns	
122	Tdtrf	Data Out Rise Time and Fall	PIC16 <b>F</b> 87/88	_	_	45	ns	
		Time	PIC16 <b>LF</b> 87/88	_	_	50	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 18-12: AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE)	4.5				
		Data Setup before CK ↓ (DT setup time)	15	_	_	ns	
126	TckL2dtl	Data Hold after CK ↓ (DT hold time)	15	_		ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 18-13: A/D CONVERTER CHARACTERISTICS: PIC16F87/88 (INDUSTRIAL, EXTENDED) PIC16LF87/88 (INDUSTRIAL)

Param No.	Sym	Charact	eristic	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution		_	_	10-bit	bit	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A03	EIL	Integral Linearity	Error	_	_	<±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A04	EDL	Differential Linear	rity Error	_	_	<±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A06	EOFF	Offset Error		_	_	<±2	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A07	Egn	Gain Error		_	_	<±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A10	_	Monotonicity		_	guaranteed <sup>(3)</sup>	_	_	VSS ≤ VAIN ≤ VREF
A20	VREF	Reference Voltage (VREF+ - VREF-)		2.0	_	VDD + 0.3	V	
A21	VREF+	Reference Voltag	e High	AVDD - 2.5V		AVDD + 0.3V	V	
A22	VREF-	Reference Voltag	e Low	AVss - 0.3V		VREF+ - 2.0V	V	
A25	VAIN	Analog Input Volt	age	Vss - 0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended Ir Analog Voltage S		_	_	2.5	kΩ	(Note 4)
A40	IAD	A/D Conversion	PIC16F87/88	_	220	_	μА	Average current
		Current (VDD)	PIC16LF87/88	_	90	_	μА	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Current (Note 2)		_	_	5	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 12.1 "A/D Acquisition Requirements".
				_	_	150	μΑ	During A/D conversion cycle

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current specification includes any such leakage from the A/D module.

- 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
- 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
- 4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition time.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 19.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean –  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.

FIGURE 19-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)




FIGURE 19-2: MAXIMUM IDD vs. Fosc OVER VDD (HS MODE)




FIGURE 19-3: TYPICAL IDD vs. FOSC OVER VDD (XT MODE)




FIGURE 19-4: MAXIMUM IDD vs. Fosc OVER VDD (XT MODE)




FIGURE 19-19: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 3V, -40°C TO +125°C)






FIGURE 19-20: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 5V, -40°C TO +125°C)



## 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	18		
Pitch	е	1.27 BSC		
Overall Height	Α	i	ı	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	Е	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	11.55 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	ı	1.27
Footprint	L1	1.40 REF		
Lead Angle	Θ	0°	ı	-
Foot Angle	φ	0°	•	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	=	15°
Mold Draft Angle Bottom	β	5°	_	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

**NOTES:** 

E	BTFSC 154
EEADR Register	BTFSS 154
EEADRH Register	CALL
EECON1 Register	CLRF
EECON2 Register	CLRW
EEDATA Register18, 29	CLRWDT
EEDATH Register18, 29	COMF
Electrical Characteristics163	DECF
Errata6	DECFSZ
Exiting Sleep with an Interrupt52	INCF
External Clock Input	INCFSZ
External Clock Input (RA4/T0CKI). See Timer0.	IORLW
External Interrupt Input (RB0/INT). See Interrupt Sources.	IORWF
F	MOVF 156
Fail-Safe Clock Monitor131, 146	MOVLW156
Flash Program Memory	MOVWF156
Associated Registers36	NOP 156
EEADR Register29	RETFIE 157
EEADRH Register29	RETLW
EECON1 Register29	RETURN 157
EECON2 Register29	RLF
EEDATA Register29	RRF
EEDATH Register29	SLEEP
Erasing32	SUBLW
Reading32	SWAPF
Writing	XORLW
FSR Register	XORWF158
G	INT Interrupt (RB0/INT). See Interrupt Sources.
General Purpose Register File14	INTCON Register
-	GIE Bit
I	INT0IE Bit21
I/O Ports53	INT0IF Bit21
PORTA53	PEIE Bit21
PORTB59	RBIE Bit21
TRISB Register59	RBIF Bit21
I <sup>2</sup> C	TMR0IE Bit
Addressing95	Internal Oscillator Block
Associated Registers	INTRC Modes
Master Mode97	Internet Address
Mode94 Mode Selection94	Interrupt Sources
Multi-Master Mode	RB0/INT Pin, External142
Reception95	TMR0 Overflow
SCL and SDA Pins95	Interrupts
Slave Mode95	RB7:RB4 Port Change59
Transmission	Interrupts, Context Saving During
ID Locations	Interrupts, Enable Bits
In-Circuit Debugger149	A/D Converter Interrupt Enable (ADIE Bit) 22
In-Circuit Serial Programming131	AUSART Receive Interrupt Enable (RCIE Bit) 22
In-Circuit Serial Programming (ICSP)149	AUSART Transmit Interrupt Enable (TXIE Bit) 22
INDF Register	CCP1 Interrupt Enable (CCP1IE Bit)22
Indirect Addressing28	Comparator Interrupt Enable (CMIE Bit) 24
Instruction Set151	EEPROM Write Operation Interrupt Enable (EEIE Bit) .
Descriptions153	24
General Format151	Global Interrupt Enable (GIE Bit)
Read-Modify-Write Operations151	Interrupt-on-Change (RB7:RB4) Enable (RBIE Bit) . 142
Summary Table152	Oscillator Fail Interrupt Enable (OSFIE Bit)
ADDLW153	Peripheral Interrupt Enable (PEIE Bit)
ADDWF	Port Change Interrupt Enable (RBIE Bit)
ANDLW	RB0/INT Enable (INTOIE Bit)
ANDWF	Synchronous Serial Port (SSP) Interrupt Enable (SSPIE Bit)22
BCF153 BSF153	TMR0 Overflow Enable (TMR0IE Bit)
DOI133	TWING OVERIOW ENGINE (TWINGE DIC)