



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf87t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	l/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT/CCP1 <sup>(5)</sup>	6	7	7			
RB0				I/O	TTL	Bidirectional I/O pin.
INT				I	ST <sup>(1)</sup>	External interrupt pin.
CCP1				I/O	ST	Capture input, Compare output, PWM output.
RB1/SDI/SDA	7	8	8			
RB1 SDI				I/O I	TTL ST	Bidirectional I/O pin. SPI data in.
SDA				1/0	ST	$I^2 C^{TM}$ data.
RB2/SDO/RX/DT	8	9	9	1/0	01	
RB2	0	9	9	I/O	TTL	Bidirectional I/O pin.
SDO				0	ST	SPI data out.
RX				I		AUSART asynchronous receive.
DT				I/O		AUSART synchronous detect.
RB3/PGM/CCP1 <sup>(5)</sup>	9	10	10			
RB3				I/O	TTL	Bidirectional I/O pin.
PGM				I/O	ST	Low-Voltage ICSP™ Programming enable pin.
CCP1				I	ST	Capture input, Compare output, PWM output.
RB4/SCK/SCL	10	11	12			
RB4 SCK				1/0 1/0	TTL ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI.
SCL				1/0	ST	Synchronous serial clock input/output for SP1.
RB5/SS/TX/CK	11	12	13	•	01	Cynonionous senarolook inpartor r C.
RB5	1 11	12	15	I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
SS				1/0	TTL	Slave select for SPI in Slave mode.
TX				0		AUSART asynchronous transmit.
СК				I/O		AUSART synchronous clock.
RB6/AN5/PGC/T1OSO/	12	13	15			
T1CKI						
				I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
AN5 <sup>(4)</sup> PGC				I I/O	ST <sup>(2)</sup>	Analog input channel 5. In-Circuit Debugger and programming clock pin.
T10S0				0	ST	Timer1 oscillator output.
T1CKI				I	ST	Timer1 external clock input.
RB7/AN6/PGD/T1OSI	13	14	16			
RB7		17	10	I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
AN6 <sup>(4)</sup>				I		Analog input channel 6.
PGD				I	ST <sup>(2)</sup>	In-Circuit Debugger and ICSP programming data pi
T1OSI				Ι	ST	Timer1 oscillator input.
Vss	5	5, 6	3, 5	Р	-	Ground reference for logic and I/O pins.
VDD	14	15, 16	17, 19	Р	-	Positive supply for logic and I/O pins.

TABLE 1-2:	PIC16F87/88 PINOUT DESCRIPTION (	(CONTINUED)

- = Not used TTL = TTL Input ST = Schmitt Trigger Input
 Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

4: PIC16F88 devices only.

5: The CCP1 pin is determined by the CCPMX bit in Configuration Word 1 register.

ŀ	File Address	A	File ddress		File Address	A	Fi Add
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	18
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	18
PCL	02h	PCL	82h	PCL	102h	PCL	18
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	18
FSR	04h	FSR	84h	FSR	104h	FSR	1
PORTA	05h	TRISA	85h	WDTCON	105h		1
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	1
	07h		87h		107h		1
	08h		88h	-	108h		1
-	09h		89h		109h		1
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	1
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	1
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	1
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	1
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(1)</sup>	1
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved <sup>(1)</sup>	1
T1CON	10h	OSCTUNE	90h		110h		1
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h	0		Conorol	
CCP1CON	17h		97h	General Purpose		General Purpose	
RCSTA	18h	TXSTA	98h	Register		Register	
TXREG	19h	SPBRG	99h	16 Bytes		16 Bytes	
RCREG	1Ah		9Ah				
	1Bh	ANSEL	9Bh				
	1Ch	CMCON	9Ch				
	1Dh	CVRCON	9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh		11Fh		1
	20h		A0h		120h		1
		General	-	General		General	
		Purpose Register		Purpose Register		Purpose Register	
General Purpose		80 Bytes		80 Bytes		80 Bytes	
Register			EFh		16Fh		1
96 Bytes			F0h		170h		11
20 29:00		accesses		accesses		accesses	
		70h-7Fh		70h-7Fh		70h-7Fh	
	7Fh		FFh		17Fh		1
Bank 0		Bank 1		Bank 2		Bank 3	

**Note 1:** This register is reserved, maintain this register clear.

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 0	•	•		•	•	•	•	•		•	
00h <sup>(2)</sup>	INDF	Addressing	g this locatio	n uses conte	ents of FSR to	address data	memory (not	a physical r	egister)	0000 0000	26, 135
01h	TMR0	Timer0 Mc	dule Registe	ər						XXXX XXXX	69
02h <sup>(2)</sup>	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	
03h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	17
04h <sup>(2)</sup>	FSR	Indirect Da	ata Memory	Address Poir	nter					xxxx xxxx	135
05h	PORTA					hen read (PIC hen read (PIC				xxxx 0000 xxx0 0000	52
06h	PORTB					hen read (PIC hen read (PIC				xxxx xxxx 00xx xxxx	58
07h	—	Unimplem	ented							—	_
08h	_	Unimplem	ented							_	_
09h	_	Unimplem	ented							_	_
0Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the Upper	5 bits of the F	Program Cou	unter	0 0000	135
0Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	19, 69, 77
0Ch	PIR1	_	ADIF <sup>(4)</sup>	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	21, 77
0Dh	PIR2	OSFIF	CMIF	—	EEIF	—	_	_	_	00-0	23, 34
0Eh	TMR1L	Holding Re	egister for th	e Least Sign	ificant Byte of	the 16-bit TM	IR1 Register	•	•	xxxx xxxx	77, 83
0Fh	TMR1H	Holding Re	egister for th	e Most Signi	ficant Byte of	the 16-bit TM	R1 Register			xxxx xxxx	77, 83
10h	T1CON	_	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000 0000	72, 83
11h	TMR2	Timer2 Mc	dule Registe	er				•	•	0000 0000	80, 85
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	80, 85
13h	SSPBUF	Synchrono	ous Serial Po	ort Receive B	uffer/Transmi	t Register				xxxx xxxx	90, 95
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	89, 95
15h	CCPR1L	Capture/C	ompare/PWI	M Register 1	(LSB)					xxxx xxxx	83, 85
16h	CCPR1H	Capture/C	ompare/PWI	M Register 1	(MSB)					XXXX XXXX	83, 85
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	81, 83
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	98, 99
19h	TXREG	AUSART 1	Fransmit Dat	a Register						0000 0000	103
1Ah	RCREG AUSART Receive Data Register								0000 0000	105	
1Bh	_	Unimplem	ented							_	
1Ch	_	Unimplem	ented							_	
1Dh	—	Unimplem	ented							—	_
1Eh	ADRESH <sup>(4)</sup>	A/D Resul	t Register Hi	gh Byte						xxxx xxxx	120
1Fh	ADCON0 <sup>(4)</sup>	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	114, 120

 TABLE 2-1:
 SPECIAL FUNCTION REGISTER SUMMARY

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

3: RA5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

4: PIC16F88 device only.

## 3.3 Reading Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit RD (EECON1<0>). The data is available in the very next cycle in the EEDATA register; therefore, it can be read in the next instruction (see Example 3-1). EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

The steps to reading the EEPROM data memory are:

- 1. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 2. Clear the EEPGD bit to point to EEPROM data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

		0/(1)	
BANKSEL	EEADR	;	Select Bank of EEADR
MOVF	ADDR, W	;	
MOVWF	EEADR	;	Data Memory Address
		;	to read
BANKSEL	EECON1	;	Select Bank of EECON1
BCF	EECON1,	EEPGD;	Point to Data memory
BSF	EECON1,	RD ;	EE Read
BANKSEL	EEDATA	;	Select Bank of EEDATA
MOVF	EEDATA,	W;	W = EEDATA

#### EXAMPLE 3-1: DATA EEPROM READ

## 3.4 Writing to Data EEPROM Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then, the user must follow a specific write sequence to initiate the write for each byte.

The write will not initiate if the write sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment (see Example 3-2).

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:

Write 55h to EECON2 in two steps (first to W, then to EECON2).


Write AAh to EECON2 in two steps (first to W, then to EECON2).

Set the WR bit.


- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- 10. At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set (EEIF must be cleared by firmware). If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to clear, to indicate the end of the program cycle.

#### EXAMPLE 3-2: DATA EEPROM WRITE


-						
		BANKSEL	EECON1		'	Select Bank of
		DEEGO	DDCOM1	MD	'	EECON1
						Wait for write
		GOTO	•			to complete
		BANKSEL	EEADR		'	Select Bank of
		MOLTE	1000 11		'	EEADR
			ADDR, W		;	
		MOVWF	EEADR			Data Memory
				_	;	Address to write
			VALUE, N		;	
		MOVWF	EEDATA			Data Memory Value
					'	to write
		BANKSEL	EECON1		'	Select Bank of
					'	EECON1
		BCF	EECON1,	EEPGD	;	Point to DATA
						memory
		BSF	EECON1,	WREN	;	Enable writes
١.	_	BCF	INTCON,	GIE	;	Disable INTs.
Ш		MOVLW			;	
Ш	g g	MOVWF	EECON2		;	Write 55h
Ш	Required Sequence	MOVWF MOVLW MOVWF	AAh		;	
Ш	sed %	MOVWF	EECON2		;	Write AAh
Ш	E 0)			WR	;	Set WR bit to
l					;	begin write
		BSF	INTCON,	GIE	;	Enable INTs.
		BCF	EECON1,	WREN	;	Disable writes
1						








## FIGURE 5-11: BLOCK DIAGRAM OF RB3/PGM/CCP1<sup>(3)</sup> PIN



## FIGURE 5-15: BLOCK DIAGRAM OF RB7/AN6<sup>(3)</sup>/PGD/T1OSI PIN



#### 6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

#### 6.4 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that the prescaler cannot be used by the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1). Note: Although the prescaler can be assigned to either the WDT or Timer0, but not both, a new divide counter is implemented in the WDT circuit to give multiple WDT time-out selections. This allows TMR0 and WDT to each have their own scaler. Refer to Section 15.12 "Watchdog Timer (WDT)" for further details.

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note:	Writing to TMR0, when the prescaler is
	assigned to Timer0, will clear the
	prescaler count but will not change the
	prescaler assignment.

### **REGISTER 6-1:** OPTION\_REG: OPTION CONTROL REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	
	bit 7	·	·					bit 0	
bit 7	RBPU: PC	RTB Pull-up	Enable bit						
bit 6	INTEDG:	nterrupt Edge	Select bit						
bit 5	TOCS: TM	R0 Clock Sou	rce Select bi	t					
	1 = Transit	ion on T0CKI	pin						
	0 = Interna	I instruction a	ycle clock (C	LKO)					
bit 4	TOSE: TMI	R0 Source Ed	ge Select bit	:					
	1 = Increm	ent on high-to	o-low transitio	on on T0CKI	pin				
		ent on low-to			•				
bit 3		caler Assignn	-		•				
	1 = Presca	ller is assigne	d to the WD	г					
		ler is assigne							
bit 2-0	PS<2:0>:	Prescaler Rat	e Select bits						
	Bit Value	TMR0 Rate	WDT Rate						
	000	1:2	1:1						
	001	1:4	1:2						
	010	1:8	1:4						
	011 100	1:16 1:32	1:8 1:16						
	100	1:64	1:32						
	110	1:128	1:64						
	111	1 : 256	1 : 128						
	Legend:								
	R = Reada	ble bit	W = Wri	table bit	U = Unimpl	emented b	it. read as '	0'	
	-n = Value		'1' = Bit		'0' = Bit is c		x = Bit is u		
			i – Dil	5 501				INTOWN	
	Note:	To avoid an ι	unintended d	evice Reset,	the instructi	on sequen	ce shown ir	n the "PIC®	
		Mid-Range N				•			
		changing the prescaler assignment from Timer0 to the WDT. This sequence must							
		be followed even if the WDT is disabled.							

## 7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

#### 7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode, depending on the setting of the TMR1CS bit.


When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

#### 7.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/PGD/T1OSI when bit T1OSCEN is set, or on pin RB6/PGC/T1OSO/T1CKI when bit T1OSCEN is cleared.


If  $\overline{\text{T1SYNC}}$  is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present since the synchronization circuit is shut off. The prescaler, however, will continue to increment.









## 9.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register that can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register.

Table 9-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match which will reset Timer1 and start an A/D conversion (if the A/D module is enabled). The CCP module's input/output pin (CCP1) can be configured as RB0 or RB3. This selection is set in bit 12 (CCPMX) of the Configuration Word.

Additional information on the CCP module is available in the "*PIC*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023) and in Application Note *AN594*, "*Using the CCP Module*(*s*)" (DS00594).

#### TABLE 9-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

#### **REGISTER 9-1: CCP1CON: CAPTURE/COMPARE/PWMCONTROL REGISTER 1 (ADDRESS 17h)**

CUPIC	JN: CAPIC			UNIKULK	EGISIER	I (ADDRE	55 I <i>I</i> II)
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0
Unimplem	ented: Rea	<b>d as</b> '0'					
CCP1X:CO	CP1Y: PWM	Least Signifi	cant bits				
<u>Capture m</u> Unused.	ode:						
<u>Compare r</u> Unused.	node:						
		LSbs of the I	PWM duty cyc	le. The eigh	t MSbs are	found in CC	PR1L.
CCP1M<3	:0>: CCP1 N	Node Select	bits				
				CCP1 mod	ule)		
	•	•	• •				
	•	•	• •				
				P1IF hit is a	set)		
1010 = Co	ompare mod					bit is set, C	CP1 pin is
1011 = Co	ompare mod						ed); CCP1
11xx = P\	NM mode						
Legend:							
R = Reada	ble bit	W = W	/ritable bit	U = Unimp	plemented b	oit, read as '(	)'
-n = Value	at POR	'1' = B	it is set	'0' = Bit is	cleared	x = Bit is u	nknown
	U-0 bit 7 Unimplem CCP1X:CC Capture m Unused. Compare r Unused. PWM mod These bits CCP1M<3 0000 = Ca 0100 = Ca 0100 = Ca 0101 = Ca 0101 = Ca 1000 = Ca 1001 = Ca 1000 = Ca 1001 = Ca	U-0 U-0 — — — — bit 7 Unimplemented: Rea CCP1X:CCP1Y: PWM Capture mode: Unused. Compare mode: Unused. <u>Compare mode:</u> Unused. <u>PWM mode:</u> These bits are the two CCP1M<3:0>: CCP1 M 0000 = Capture/Comp 0100 = Capture mode 0101 = Capture mode 0101 = Capture mode 0101 = Capture mode 0101 = Compare mode 1000 = Compare mode 1001 = Compare mode 1010 = Compare mode 1010 = Compare mode 1011 = Compare mode 111xx = PWM mode	U-0       U-0       R/W-0         —       —       CCP1X         bit 7       Unimplemented: Read as '0'       CCP1X:CCP1Y: PWM Least Signific         Capture mode:       Unused.       Compare mode:         Unused.       CCP1M       Eventorial         PWM mode:       These bits are the two LSbs of the I       CCP1M         0000 = Capture/Compare/PWM di       0100 = Capture mode, every falling       0101 = Capture mode, every falling         0101 = Capture mode, every falling       0101 = Capture mode, every falling       0111 = Capture mode, every falling         0101 = Capture mode, every falling       0101 = Compare mode, every falling       0111 = Capture mode, every falling         0101 = Compare mode, every falling       0111 = Compare mode, every falling       0111 = Compare mode, every falling         1001 = Compare mode, every falling       0111 = Compare mode, every falling       0111 = Compare mode, every falling         1011 = Compare mode, set output       1001 = Compare mode, generate       unaffected)         1011 = Compare mode, trigger spectres TMR1 and starts an       11xx = PWM mode         Legend:       R = Readable bit       W = W	U-0U-0R/W-0R/W-0CCP1XCCP1Ybit 7Unimplemented: Read as '0'CCP1X:CCP1Y: PWM Least Significant bitsCapture mode:Unused.Unused.COmpare mode:Unused.Unused.PWM mode:These bits are the two LSbs of the PWM duty cyclCCP1M<3:0>: CCP1 Mode Select bits0000 = Capture/Compare/PWM disabled (resets0100 = Capture mode, every falling edge011 = Capture mode, every falling edge011 = Capture mode, every 16th rising edge011 = Capture mode, set output on match (CO1001 = Compare mode, generate software inter unaffected)1011 = Compare mode, trigger special event (CO resets TMR1 and starts an A/D conversion11xx = PWM modeLegend: W = Writable bit	U-0       R/W-0       R/W-0       R/W-0         —       —       CCP1X       CCP1Y       CCP1M3         bit 7         Unimplemented:       Read as '0'       CCP1X:CCP1Y: PWM Least Significant bits       Capture mode:         Unused.       Compare mode:       Unused.       Unused.         Develop:       Unused.       Even Mode:       These bits are the two LSbs of the PWM duty cycle. The eightherapy of therapy of the eightherapy of therapy of ther	U-0       U-0       R/W-0       R/W-0       R/W-0       R/W-0         —	

#### 13.7 Comparator Operation During Sleep


When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators, CM<2:0> = 111, before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

## 13.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Off mode, CM<2:0> = 111.

### 13.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 13-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



#### FIGURE 13-4: ANALOG INPUT MODEL

### 15.12 Watchdog Timer (WDT)

For PIC16F87/88 devices, the WDT has been modified from previous PIC16 devices. The new WDT is code and functionally backward compatible with previous PIC16 WDT modules and allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds, using the prescaler with the postscaler when PSA is set to '1'.

#### 15.12.1 WDT OSCILLATOR

The WDT derives its time base from the 31.25 kHz INTRC. The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16.38 ms, which is compatible with the time base generated with previous PIC16 microcontroller versions.

Note: When the OST is invoked, the WDT is held in Reset because the WDT ripple counter is used by the OST to perform the oscillator delay count. When the OST count has expired, the WDT will begin counting (if enabled). A new prescaler has been added to the path between the internal RC and the multiplexors used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the internal RC by 32 to 65536, giving the time base used for the WDT a nominal range of 1 ms to 2.097s.


#### 15.12.2 WDT CONTROL

The WDTEN bit is located in Configuration Word 1 and when this bit is set, the WDT runs continuously.

The SWDTEN bit is in the WDTCON register. When the WDTEN bit in the Configuration Word 1 register is set, the SWDTEN bit has no effect. If WDTEN is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits (OPTION\_REG register) have the same function as in previous versions of the PIC16 family of microcontrollers.

#### FIGURE 15-8: WATCHDOG TIMER BLOCK DIAGRAM




#### TABLE 15-5: PRESCALER/POSTSCALER BIT STATUS

Conditions	Prescaler	Postscaler (PSA = 1)	
WDTEN = 0			
CLRWDT command	Cleared	Cleared	
Oscillator fail detected	Cleared		
Exit Sleep + System Clock = T1OSC, EXTRC, INTRC, ECIO			
Exit Sleep + System Clock = XT, HS, LP	Cleared at end of OST	Cleared at end of OST	

<sup>© 2002-2013</sup> Microchip Technology Inc.

#### 15.12.4 FAIL-SAFE OPTION

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate even in the event of an oscillator failure.



The FSCM function is enabled by setting the FCMEN bit in Configuration Word 2.

In the event of an oscillator failure, the FSCM will generate an oscillator fail interrupt and will switch the system clock over to the internal oscillator. The system will continue to come from the internal oscillator until the fail-safe condition is exited. The fail-safe condition is exited with either a Reset, the execution of a SLEEP instruction or a write to the OSCCON register.

The frequency of the internal oscillator will depend upon the value contained in the IRCF bits. Another clock source can be selected via the IRCF and the SCS bits of the OSCCON register. The FSCM sample clock is generated by dividing the INTRC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur.

On the rising edge of the postscaled clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary or secondary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the postscaled clock occurs and the monitoring latch is not set, a clock failure has been detected.


While in Fail-Safe mode, a Reset will exit the fail-safe condition. If the primary clock source is configured for a crystal, the OST timer will wait for the 1024 clock cycles for the OST time-out and the device will continue running from the internal oscillator until the OST is complete. A SLEEP instruction, or a write to the SCS bits (where SCS bits do not = 00), can be performed to put the device into a low-power mode.

Note:	Two-Speed Start-up mode is automatically							
	enabled when the fail-safe option i							
	enabled.							

If Reset occurs while in Fail-Safe mode and the primary clock source is EC or RC, then the device will immediately switch back to EC or RC mode.

#### 15.12.4.1 Fail-Safe in Low-Power Mode

A write to the OSCCON register, or SLEEP instruction, will end the fail-safe condition. The system clock will default to the source selected by the SCS bits, which is either T1OSC, INTRC or none (Sleep mode). However, the FSCM will continue to monitor the system clock. If the secondary clock fails, the device will immediately switch to the internal oscillator clock. If OSFIE is set, an interrupt will be generated.



#### FIGURE 15-11: FSCM TIMING DIAGRAM

#### 15.13.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of the device Reset. The PD bit, which is <u>set</u> on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.
- 8. Comparator output changes state.
- 9. AUSART RX or TX (Synchronous Slave mode).

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding

interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 15.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

OSC1	Q1   Q2   Q3   Q4	Q1 Q2 Q3 Q4	Q1		Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4;	Q1 Q2 Q3 Q4;
CLKO <sup>(4)</sup>	\	/	Tost(2)	//	\	\'	
INT pin				1	1 I	1	
INT0IF Flag (INTCON<1>	)		<u> </u>	1 <del> </del>   	Interrupt Latency (Note 2)	1 	
GIE bit <sup>(3)</sup> (INTCON<7>	-) -		Processor in Sleep	     		 	
INSTRUCTIO	ON FLOW			1 1		1	
PC	; <u>X PC</u>	( PC + 1	X PC + 2	χ <u>PC+2</u>	X PC + 2	X <u>0004h</u>	( 0005h
Instruction Fetched	{Inst(PC) = Sleep	Inst(PC + 1)	, , ,	Inst(PC + 2)	· · ·	Inst(0004h)	Inst(0005h)
Instruction Executed	{ Inst(PC - 1)	Sleep	1 1 1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
<ol> <li>XT, HS or LP Oscillator mode assumed.</li> <li>Tost = 1024 Tosc (drawing not to scale). This delay will not be there for RC Oscillator mode.</li> <li>GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.</li> <li>CLKO is not available in these oscillator modes, but shown here for timing reference.</li> </ol>							

## FIGURE 15-12: WAKE-UP FROM SLEEP THROUGH INTERRUPT<sup>(1)</sup>

## **18.0 ELECTRICAL CHARACTERISTICS**

## Absolute Maximum Ratings †

Ambient temperature under bias	40°C to +125°C
Ambient temperature under bias Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.3 to +14V
Total power dissipation (Note 1)	1W
Maximum current out of Vss pin	200 mA
Maximum current into VDD pin	200 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	100 mA
Maximum current sourced by PORTA	100 mA
Maximum current sunk by PORTB	100 mA
Maximum current sourced by PORTB	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\Sigma$ IOH} + $\Sigma$ {(VDD $-$ VOH)	$x \text{ IOH} + \sum (\text{VOL } x \text{ IOL})$
<ol> <li>Voltage spikes at the MCLR pin may cause latch-up. A series resistor of greater than to pull MCLR to VDD, rather than tying the pin directly to VDD.</li> </ol>	1 k $\Omega$ should be used

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial)

PIC16LF87/88 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F87/88 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param Device		Тур	Max	Units	Conditions				
	Power-Down Current (IPD)	(1)							
	PIC16LF87/88	0.1	0.4	μΑ	-40°C				
		0.1	0.4	μΑ	+25°C	VDD = 2.0V			
		0.4	1.5	μΑ	+85°C				
	PIC16LF87/88	0.3	0.5	μΑ	-40°C	VDD = 3.0V VDD = 5.0V			
		0.3	0.5	μΑ	+25°C				
		0.7	1.7	μΑ	+85°C				
	All devices	0.6	1.0	μΑ	-40°C				
		0.6	1.0	μΑ	+25°C				
		1.2	5.0	μΑ	+85°C				
	Extended devices	6	28	μΑ	+125°C				


Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.


The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.



## FIGURE 18-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

#### FIGURE 18-7: BROWN-OUT RESET TIMING




## TABLE 18-5:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER<br/>AND BROWN-OUT RESET REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (Low)	2	_	—	μS	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (16-bit prescaler = 0100 and no postscaler)	13.6	16	18.4	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	—	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	61.2	72	82.8	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.1	μS	
35	TBOR	Brown-out Reset Pulse Width	100	—	—	μS	$VDD \leq VBOR (D005)$

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







100 Max (125°C) 10 Max (85°C) 1 (VN) ad 0.1 0.01 Typ (25°C) Typical:statistical mean @  $25^{\circ}$ CMaximum:mean +  $3\sigma$  (-40°C to +125°C) Minimum: mean – 3σ (-40°C to +125°C) 0.001 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 VDD (V)

TMR1L Register	16
TMR1ON Bit	74
TMR2 Register	
TMR2ON Bit	
TOUTPS0 Bit	
TOUTPS1 Bit	
TOUTPS2 Bit	-
TOUTPS3 Bit	
TRISA Register	17. 53
TRISB Register	
Two-Speed Clock Start-up Mode	
Two-Speed Start-up	
TXREG Register	
TXSTA Register	17
BRGH Bit	
CSRC Bit	
SYNC Bit	
TRMT Bit	
TX9 Bit	
TX9D Bit	
TXEN Bit	

### ۷

Vdd Pin11
Voltage Reference Specifications
Vss Pin11

#### W

Wake-up from Sleep	131, 148
Interrupts	137
MCLR Reset	
WDT Reset	137
Wake-up Using Interrupts	
Watchdog Timer (WDT)	131, 143
Associated Registers	
WDT Reset, Normal Operation	134, 137
WDT Reset, Sleep	134, 137
WCOL	91
WDTCON Register	
Write Collision Detect Bit, WCOL	91
WWW Address	
WWW, On-Line Support	6