



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf88-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RA0 ANOImage: Second s	Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
RA0 AN0Image: Construction of the second se							PORTA is a bidirectional I/O port.
AN0 I Analog Analog input channel 0. RA1/AN1 18 20 24 II RA1 18 20 24 III RA1 11 11 Bidirectional I/O pin. AN1 1 1 26 RA2 1 1 26 RA2 1 1 26 RA2 1 1 26 CVREF 1 1 26 CVREF 1 1 Analog CVREF 1 1 Analog RA3/AN3/VREF+/C1OUT 2 2 27 RA3 1 Analog Analog AN3 1 Analog Analog VREF+(4) 1 Analog Analog C10UT 2 2 27 RA4 1 Analog Analog RA4/AN4/TOCKI/C2OUT 3 3 28 RA5/MCLR/VPP 4 4 1 RA5/MCLR/VPP 4 4 1 RA5/MCLR/VPP 4 4 1 RA6/OSC2/CLKO 15 17 20 RA6/OSC2/CLKO 15 17 20 RA6/OSC2/	RA0/AN0	17	19	23			
ANOImage: Constraint of the second secon	RA0				I/O	TTL	Bidirectional I/O pin.
RA1/AN1 18 20 24 I/O TTL Bidirectional I/O pin. RA1 An1 1 26 I Analog Analog input channel 1. RA2/AN2/CVREF/VREF- 1 1 26 I/O TTL Bidirectional I/O pin. RA2 AN2 I 1 Analog Analog Analog input channel 2. CVREF I I Analog A/D reference voltage (Low) input. Comparator VREF output. RA3/AN3/VREF+/C10UT 2 2 27 I Analog C10UT 3 3 28 I O Comparator VREF output. RA4 An4/AN4/TOCKI/C2OUT 3 3 28 I/O ST RA5/MCLR/VPP 4 4 1 Analog Analog input channel 4. CCVRIT 5 17 20	AN0				I	Analog	
RA1 AN1Image: Constraint of the second seco	ΡΔ1/ΔΝΙ	18	20	24		Ū	
AN1 I I Analog Analog input channel 1. RA2/AN2/CVREF/VREF- RA2 I I 26 I/O TTL Bidirectional I/O pin. AN2 I Analog Analog Analog input channel 2. Comparator VREF output. CVREF I I Analog AD reference voltage (Low) input. RA3/AN3/VREF+/C10UT 2 2 27 I Analog RA4 I I Analog Analog input channel 3. Avalog input channel 3. RA4/ANA/TOCKI/C20UT 3 3 28 I/O ST Bidirectional I/O pin. RA4 I I ST Bidirectional I/O pin. Avalog input channel 4. C20UT I ST Input tin. Master Clear (Reset). Input/programming voltage		10	20	24	1/0	тті	Bidirectional I/O nin
RA2/AN2/CVREF/VREF- RA2 AN2 VREF- RA3 AN3 VREF- RA4 ANA(⁴⁰) TOCKI C2OUT 2 2 27 I/O TTL Analog Bidirectional I/O pin. Analog input channel 2. Comparator VREF output. A/D reference voltage (Low) input. Analog input channel 3. A/D reference voltage (High) input. Comparator 1 output. RA4/ANA(/TOCKI/C2OUT C2OUT 3 28 II Bidirectional I/O pin. Analog input channel 4. Clock input to the TMR0 timer/counter. COMparator 2 output. RA5/MCLR/VPP 4 4 1 ST Input pin. Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device Programming voltage input. VPP F P - Programming voltage input. RA6/OSC2/CLKO RA6 15 17 20 I/O ST RA7/OSC1/CLKI 16 18 21 I/O ST Bidirectional I/O pin. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate.							
RA2 AN2 CVREF VREF-(4)II/OTTL AnalogBidirectional I/O pin. Analog input channel 2. Comparator VREF output. A/D reference voltage (Low) input.RA3/AN3/VREF+/C1OUT RA3 AN3 VREF+(4) C1OUT2227IRA3/AN3/VREF+/C1OUT RA4/AN4/TOCKI/C2OUT C1OUT2227IRA4/AN4/TOCKI/C2OUT ADA(4) TOCKI3328IRA4/AN4/TOCKI C2OUT3328IRA5/MCLR/VPP VPP441IAnalog AnalogRA6/OSC2/CLKO CLKO151720IST ARA6/OSC2/CLKO CLKO151720IRA7/OSC1/CLKI RA7161821IRA7/OSC1/CLKI RA7161821IRA7/OSC1/CLKI161821IRA7/OSC1/CLKI161821IRA7/OSC1/CLKI161821IRA7 OSC1161821IRA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821<						Analog	
AN2 CVREF VREF-(4)IIAnalog OAnalog O O AnalogAnalog input channel 2. Comparator VREF output. A/D reference voltage (Low) input.RA3/AN3/VREF+/C1OUT RA32227IRA3 AN3 VREF+(4) C1OUT2227IRA4 AN4/AN4/TOCKI/C2OUT COUTT3328IRA4/AN4/TOCKI/C2OUT COUTT3328IRA4/AN4/TOCKI/C2OUT COUTT3328IRA4/AN4/TOCKI/C2OUT COUTT3328IRA4/AN4/TOCKI/C2OUT COUTT3328IRA4/AN4/40 TOCKI1Analog IAnalog Analog IAnalog input channel 3. Analog IAnalog input channel 4. Cock input to the TMR0 time/counter. Comparator 2 output.RA5/MCLR/VPP VPP441IIRA6/OSC2/CLKO CLKO151720Input pin. Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device Programming voltage input.RA7/OSC1/CLKI RA7 OSC1161821Input IRA7/OSC1/CLKI161821Input IBidirectional I/O pin. Oscillator crystal input.		1	1	26			
CVREF VREF-(4) VREF+(1) 2 2 27 Comparator VREF output. Analog A/D reference voltage (Low) input. RA3/AN3/VREF+/C10UT 2 2 27 I Bidirectional I/O pin. Analog Analog A/D reference voltage (Low) input. RA3/AN3/VREF+/C10UT 2 2 27 I Bidirectional I/O pin. Analog Analog Analog input channel 3. A/D reference voltage (High) input. C10UT Comparator 1 output. RA4/AN4/T0CKI/C2OUT 3 3 28 I/O ST Bidirectional I/O pin. Analog input channel 4. Clock input to the TMR0 timer/counter. C2OUT RA4 I I ST Clock input to the TMR0 timer/counter. C2OUT Comparator 2 output. RA5/MCLR/VPP 4 4 1 ST Input pin. Master Clear (Reset). Input/programming voltage input. RA6/OSC2/CLKO 15 17 20 P P P RA7/OSC1/CLKI 16 18 21 I/O ST Bidirectional I/O pin. O SC1 OSC1							
VREF- ⁽⁴⁾ IIAnalogA/D reference voltage (Low) input.RA3/AN3/VREF+/C1OUT2227IIRA3IIAnalogAnalogAnalog input channel 3.AN3IIAnalogAnalog input channel 3.A/D reference voltage (High) input.C1OUTIAnalogA/D reference voltage (High) input.Comparator 1 output.RA4/AN4/T0CKI/C2OUT3328IRA4IIAnalogAnalog analog input channel 4.C2OUTIAnalogAnalog analog input channel 4.C2OUTISTClock input to the TMR0 timer/counter.C2OUTISTClock input pin.RA5/MCLR/VPP441RA5IISTMCLRIISTVPPPPPRA6/OSC2/CLKO151720RA6/OSC2/CLKO151720RA7/OSC1/CLKI161821RA7/OSC1/CLKI161821RA7/OSC1/CLKI161821RA7OSC1IST/CMOS(3)OSC1IST/CMOS(3)OSC1IST/CMOS(3)OSC1IST/CMOS(3)						Analog	
RA3/AN3/VREF+/C1OUT 2 2 27 I/O TTL Bidirectional I/O pin. AN3 N3 I I Analog Analog Analog iput channel 3. VREF+ ⁽⁴⁾ I I Analog A/D reference voltage (High) input. C10UT 3 3 28 I Comparator 1 output. RA4/AN4/TOCKI/C2OUT 3 3 28 I Analog RA4/AN4/TOCKI/C2OUT 3 3 28 I Comparator 1 output. RA4/AN4/TOCKI/C2OUT 3 3 28 I Comparator 2 output. RA5/MCLR/VPP 4 4 1 ST Clock input to the TMR0 timer/counter. C2OUT O I ST Input pin. Master Clear (Reset). Input/programming voltage input. RA5/MCLR/VPP 4 4 1 ST Input pin. VPP P P P Programming voltage input. RA6/OSC2/LLKO 15 17 20 Programming voltage input. RA6/OSC2/LLKO 16 18 21 Programming voltage input.							
RA3 AN3 VREF+ ⁽⁴⁾ C1OUTII/OTTLBidirectional I/O pin. Analog AD reference voltage (High) input. Comparator 1 output.RA4/AN4/TOCKI/C2OUT3328IAnalog AnalogA/D reference voltage (High) input. Comparator 1 output.RA4/AN4/TOCKI/C2OUT3328IBidirectional I/O pin. Analog I AnalogRA4/AN4/TOCKI/C2OUT3328IBidirectional I/O pin. Analog I AnalogRA4/AN4 ⁽⁴⁾ TOCKI C2OUT1Analog I AnalogAnalog input channel 4. Clock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR/VPP441IRA5/MCLR VPP11ST I NCLRInput pin. Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device PVPPPPO-RA6/OSC2/CLKO151720CLKO161821I/ORA7/OSC1/CLKI161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/ORA7 OSC1161821I/O <td>VREF-(-)</td> <td></td> <td></td> <td></td> <td>I</td> <td>Analog</td> <td>A/D reference voltage (Low) input.</td>	VREF-(-)				I	Analog	A/D reference voltage (Low) input.
AN3 VREF+(4) C10UTIIAnalog AnalogAnalog input channel 3. A/D reference voltage (High) input. Comparator 1 output.RA4/ANA/TOCKI/C2OUT3328IComparator 1 output.RA4 AN4(4) TOCKI C2OUT1Analog IAnalog 	RA3/AN3/VREF+/C1OUT	2	2	27			
VREF+ (4) C1OUTIAnalogA/D reference voltage (High) input. Comparator 1 output.RA4/AN4/TOCKI/C2OUT3328	RA3				I/O	TTL	Bidirectional I/O pin.
C1OUTImage: Construction of the second s					I	Analog	Analog input channel 3.
RA4/AN4/T0CKI/C2OUT 3 3 28 I/O ST Bidirectional I/O pin. RA4 AN4 ⁽⁴⁾ I I Analog Analog input channel 4. TOCKI I ST O O Clock input to the TMR0 timer/counter. C2OUT O I ST Input pin. Analog input channel 4. RA5/MCLR/VPP 4 4 I I ST Input pin. MCLR I I ST Master Clear (Reset). Input/programming voltage input. Naster Clear (Reset). Input/programming voltage input. VPP P P P Programming voltage input. RA6/OSC2/CLKO 15 17 20 Bidirectional I/O pin. OSC2 I I ST Bidirectional I/O pin. OSC2 I I ST Discillator crystal Oscillator mode. RA7/OSC1/CLKI 16 18 21 I/O ST RA7 I I/O ST Bidirectional I/O pin. OSC1 I I8 21 I/O ST RA7 I						Analog	A/D reference voltage (High) input.
RA4 AN4(4) TOCKI C2OUTII/OST Analog IBidirectional I/O pin. Analog input channel 4. Clock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR/VPP441IClock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR441IST Input pin.RA5/MCLR441IST Input pin.RA6/OSC2/CLKO151720PPRA6/OSC2/CLKO151720PRA600-Oscillator crystal or resonator in Crystal Oscillator mode.CLKO161821IRA7/OSC1/CLKI161821I/ORA7VIST/CMOS(3)Bidirectional I/O pin. Oscillator crystal input.	C1OUT				0		Comparator 1 output.
AN4 ⁽⁴⁾ TOCKI C2OUTAAIAnalog IAnalog input channel 4. Clock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR/VPP441ISTClock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR441ISTInput pin.RA5/MCLR1ISTInput pin.Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device VPPVPPPPPProgramming voltage input.RA6/OSC2/CLKO151720STBidirectional I/O pin.OSC2IIO-Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.CLKO161821I/OSTBidirectional I/O pin.RA7/OSC1/CLKI161821I/OSTBidirectional I/O pin.OSC1IIST/CMOS ⁽³⁾ Strictor crystal input.Oscillator crystal input.	RA4/AN4/T0CKI/C2OUT	3	3	28			
AN4 ⁽⁴⁾ TOCKI C2OUTIAnalog IAnalog input channel 4. Clock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR/VPP441IClock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR441ISTInput pin.RA5/MCLR1ISTInput pin.Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device VPPPPPRA6/OSC2/CLKO151720PPRA60151720I/OSTBidirectional I/O pin. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.CLKO161821II/OSTBidirectional I/O pin. Oscillator crystal outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate.RA7/OSC1/CLKI161821I/OSTBidirectional I/O pin. Oscillator crystal input.	RA4				I/O	ST	Bidirectional I/O pin.
TOCKI C2OUTIISTClock input to the TMR0 timer/counter. Comparator 2 output.RA5/MCLR/VPP441ISTInput pin.RA5/MCLRIISTInput pin.Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device PPP-VPPPP-Programming voltage input.RA6/OSC2/CLKO151720I/ORA60-O-Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.CLKOI61821I/OSTRA7/OSC1/CLKI161821I/OSTRA7III/OSTBidirectional I/O pin. Oscillator crystal output.RA7III/OSTBidirectional I/O pin.STIn RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	AN4 ⁽⁴⁾				I	Analog	
RA5/MCLR/VPP 4 4 1 I ST Input pin. RA5/MCLR I I ST Input pin. WCLR I I ST Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. This pin is an active-low Reset to the device input. RA6/OSC2/CLKO 15 17 20 I/O ST RA6 0 - In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7/OSC1/CLKI 16 18 21 Instruction Clear (Reset). Input. RA7 0SC1 I I/O ST Bidirectional I/O pin. Oscillator crystal input.	TOCKI				I	0	0
RA5 MCLRISTInput pin. Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device Programming voltage input.VPPPPPPRA6/OSC2/CLKO151720PRA6151720PPRA60SC2151720STOSC20-Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.CLKO161821I/ORA7/OSC1/CLKI161821I/ORA7 OSC1IST/CMOS ⁽³⁾ Bidirectional I/O pin. Oscillator crystal input.	C2OUT				0		Comparator 2 output.
RA5 MCLRISTInput pin. Master Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device Programming voltage input.VPPPPPPRA6/OSC2/CLKO151720PRA6151720PPRA60SC2151720STOSC20-Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.CLKO161821I/ORA7/OSC1/CLKI161821I/ORA7 OSC1IST/CMOS ⁽³⁾ Bidirectional I/O pin. Oscillator crystal input.		4	4	1			
MCLRISTMaster Clear (Reset). Input/programming voltage input. This pin is an active-low Reset to the device Programming voltage input.VPPP-Programming voltage input.RA6/OSC2/CLKO151720I/OSTRA6DI/OSTBidirectional I/O pin.OSC2O-Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.CLKOI61821I/ORA7/OSC1/CLKII61821I/ORA7ST/OSC1ST/CMOS ⁽³⁾ Bidirectional I/O pin. Oscillator crystal input.		4	4			ст	
VPP If 15 17 20 Input. This pin is an active-low Reset to the device Programming voltage input. RA6/OSC2/CLKO 15 17 20 I/O ST Bidirectional I/O pin. OSC2 I/O - Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7/OSC1/CLKI 16 18 21 I/O ST RA7 If 18 21 If ST/CMOS ⁽³⁾							
VPP P P P Programming voltage input. RA6/OSC2/CLKO 15 17 20 I/O ST Bidirectional I/O pin. OSC2 I/O O - Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. CLKO If 18 21 If If If ST RA7/OSC1/CLKI 16 18 21 If ST Bidirectional I/O pin. RA7 OSC1 If ST/CMOS ⁽³⁾ ST/CMOS ⁽³⁾ Bidirectional I/O pin.	WEEK				1	51	
RA6/OSC2/CLKO 15 17 20 I/O ST Bidirectional I/O pin. OSC2 0 - Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7/OSC1/CLKI 16 18 21 I/O ST Bidirectional I/O pin. RA7 0SC1 16 18 21 I/O ST Bidirectional I/O pin.	Vpp				P	_	
RA6 OSC2 I/O ST Bidirectional I/O pin. OSC2 O - Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. CLKO O - In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7/OSC1/CLKI 16 18 21 In RC ST Bidirectional I/O pin. RA7 OSC1 If ST/CMOS ⁽³⁾ Stillator crystal input.							r rogramming voltage input.
OSC2 CLKO RA7/OSC1/CLKI RA7 OSC1 OSC2 CLKO CLCO		15	17	20		07	
CLKO O - resonator in Crystal Oscillator mode. In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7/OSC1/CLKI 16 18 21 - Bidirectional I/O pin. OSC1 RA7 I I/O ST Bidirectional I/O pin. Oscillator crystal input.						SI	
CLKO O - In RC mode, this pin outputs CLKO signal which 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7/OSC1/CLKI 16 18 21 - Bidirectional I/O pin. RA7 OSC1 I ST/CMOS ⁽³⁾ Oscillator crystal input.	OSC2				0	-	
RA7/OSC1/CLKI 16 18 21 1/4 the frequency of OSC1 and denotes the instruction cycle rate. RA7 I/O ST Bidirectional I/O pin. OSC1 I ST/CMOS ⁽³⁾ Oscillator crystal input.					~		
RA7/OSC1/CLKI 16 18 21 instruction cycle rate. RA7 I/O ST Bidirectional I/O pin. OSC1 I ST/CMOS ⁽³⁾ Oscillator crystal input.	CLKO				0	-	
RA7/OSC1/CLKI 16 18 21 I/O ST RA7 I/O ST Bidirectional I/O pin. OSC1 I ST/CMOS ⁽³⁾ Oscillator crystal input.							
RA7 I/O ST Bidirectional I/O pin. OSC1 I ST/CMOS ⁽³⁾ Oscillator crystal input.							instruction cycle rate.
OSC1 I ST/CMOS ⁽³⁾ Oscillator crystal input.		16	18	21			
					I/O		
CLKI I – External clock source input.						ST/CMOS ⁽³⁾	Oscillator crystal input.
	CLKI				I	-	External clock source input.
	– = Not used	l '	TTL = T	TL Input		ST = Schmi	tt Trigger Input

TABLE 1-2: PIC16F87/88 PINOUT DESCRIPTION

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

4: PIC16F88 devices only.

5: The CCP1 pin is determined by the CCPMX bit in Configuration Word 1 register.

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT/CCP1 ⁽⁵⁾	6	7	7			
RB0				I/O	TTL	Bidirectional I/O pin.
INT				I	ST ⁽¹⁾	External interrupt pin.
CCP1				I/O	ST	Capture input, Compare output, PWM output.
RB1/SDI/SDA	7	8	8			
RB1 SDI				I/O I	TTL ST	Bidirectional I/O pin. SPI data in.
SDA				1/O	ST	$I^2 C^{TM}$ data.
RB2/SDO/RX/DT	8	9	9	1/0	01	
RB2	0	9	9	I/O	TTL	Bidirectional I/O pin.
SDO				0	ST	SPI data out.
RX				I		AUSART asynchronous receive.
DT				I/O		AUSART synchronous detect.
RB3/PGM/CCP1 ⁽⁵⁾	9	10	10			
RB3				I/O	TTL	Bidirectional I/O pin.
PGM				I/O	ST	Low-Voltage ICSP™ Programming enable pin.
CCP1				I	ST	Capture input, Compare output, PWM output.
RB4/SCK/SCL	10	11	12			
RB4 SCK				1/0 1/0	TTL ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI.
SCL				1/0	ST	Synchronous serial clock input/output for SP1.
RB5/SS/TX/CK	11	12	13	•	01	Cynonionous senarolook inpartor r C.
RB5	1 11	12	15	I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
SS				1/0	TTL	Slave select for SPI in Slave mode.
TX				0		AUSART asynchronous transmit.
СК				I/O		AUSART synchronous clock.
RB6/AN5/PGC/T1OSO/	12	13	15			
T1CKI						
				I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
AN5 ⁽⁴⁾ PGC				I I/O	ST ⁽²⁾	Analog input channel 5. In-Circuit Debugger and programming clock pin.
T10S0				0	ST	Timer1 oscillator output.
T1CKI				I	ST	Timer1 external clock input.
RB7/AN6/PGD/T1OSI	13	14	16			
RB7		17	10	I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
AN6 ⁽⁴⁾				I		Analog input channel 6.
PGD				I	ST ⁽²⁾	In-Circuit Debugger and ICSP programming data pi
T1OSI				I	ST	Timer1 oscillator input.
Vss	5	5, 6	3, 5	Р	-	Ground reference for logic and I/O pins.
VDD	14	15, 16	17, 19	Р	-	Positive supply for logic and I/O pins.

TABLE 1-2:	PIC16F87/88 PINOUT DESCRIPTION ((CONTINUED)

- = Not used TTL = TTL Input ST = Schmitt Trigger Input
 Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

4: PIC16F88 devices only.

5: The CCP1 pin is determined by the CCPMX bit in Configuration Word 1 register.

-n = Value at POR

'1' = Bit is set

REGISTER 3-1:	EECON1:	EEPROM	ACCESS	CONTROL	REGISTE	R 1 (ADDR	ESS 18Ch)
	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD	_	_	FREE	WRERR	WREN	WR	RD
	bit 7							bit 0
bit 7		rogram/Data		Select bit				
		ses program ses data mer	•					
bit 6-5	Unimplem	ented: Rea	d as '0'					
bit 4	FREE: EE	PROM Force	ed Row Eras	se bit				
		he program n write only	memory row	addressed	by EEADRH	I:EEADR on	the next WF	R command
bit 3	WRERR: E	EPROM Er	ror Flag bit					
	operat	e operation i ion) rite operatio	•	-	d (any MCLI	R or any WE	DT Reset du	ring normal
bit 2	WREN: EE	PROM Writ	e Enable bit					
		write cycles write to the						
bit 1	WR: Write	Control bit						
	 1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software. 0 = Write cycle to the EEPROM is complete 							
bit 0	RD: Read	Control bit						
	 1 = Initiates an EEPROM read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 0 = Does not initiate an EEPROM read 							
	5 - 20001			1000				
	Legend:							
	R = Reada	ble bit M	/ = Writable I	oit U = Un	implemented	l bit, read as	'0' S = Set	only
						, 1000 00		Siny


'0' = Bit is cleared

x = Bit is unknown

EXAMPLE 3-4:	ERASING A FLASH PROGRAM MEMORY RC	W
--------------	-----------------------------------	---

	BANKSEL	EEADRH	; Select Bank of EEADRH
	MOVF	ADDRH, W	;
	MOVWF	EEADRH	; MS Byte of Program Address to Erase
	MOVF	ADDRL, W	;
	MOVWF	EEADR	; LS Byte of Program Address to Erase
ERASE ROW			
_	BANKSEL	EECON1	; Select Bank of EECON1
	BSF	EECON1, EEPGD	; Point to PROGRAM memory
	BSF	EECON1, WREN	; Enable Write to memory
	BSF	EECON1, FREE	; Enable Row Erase operation
;			
	BCF	INTCON, GIE	; Disable interrupts (if using)
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	AAh	i
	MOVWF	EECON2	; Write AAh
	BSF	EECON1, WR	; Start Erase (CPU stall)
	NOP		; Any instructions here are ignored as processor
			; halts to begin Erase sequence
	NOP		; processor will stop here and wait for Erase complete
			; after Erase processor continues with 3rd instruction
	BCF	EECON1, FREE	; Disable Row Erase operation
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts (if using)





4.6.4 MODIFYING THE IRCF BITS

The IRCF bits can be modified at any time regardless of which clock source is currently being used as the system clock. The internal oscillator allows users to change the frequency during run time. This is achieved by modifying the IRCF bits in the OSCCON register. The sequence of events that occur after the IRCF bits are modified is dependent upon the initial value of the IRCF bits before they are modified. If the INTRC (31.25 kHz, IRCF < 2:0 > = 000) is running and the IRCF bits are modified to any other value than '000', a 4 ms (approx.) clock switch delay is turned on. Code execution continues at a higher than expected frequency while the new frequency stabilizes. Time sensitive code should wait for the IOFS bit in the OSCCON register to become set before continuing. This bit can be monitored to ensure that the frequency is stable before using the system clock in time critical applications.

If the IRCF bits are modified while the internal oscillator is running at any other frequency than INTRC (31.25 kHz, IRCF<2:0> \neq 000), there is no need for a 4 ms (approx.) clock switch delay. The new INTOSC frequency will be stable immediately after the **eight** falling edges. The IOFS bit will remain set after clock switching occurs.

Note:	Caution must be taken when modifying the
	IRCF bits using BCF or BSF instructions. It
	is possible to modify the IRCF bits to a
	frequency that may be out of the VDD spec-
	ification range; for example, VDD = 2.0V
	and IRCF = 111 (8 MHz).

4.6.5 CLOCK TRANSITION SEQUENCE

Following are three different sequences for switching the internal RC oscillator frequency.

- Clock before switch: 31.25 kHz (IRCF<2:0> = 000)
- 1. IRCF bits are modified to an INTOSC/INTOSC postscaler frequency.
- The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
- 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
- The IOFS bit is clear to indicate that the clock is unstable and a 4 ms (approx.) delay is started. Time dependent code should wait for IOFS to become set.
- 5. Switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
- 1. IRCF bits are modified to INTRC (IRCF<2:0> = 000).
- 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
- 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
- 4. Oscillator switchover is complete.

4.7.2 SEC_RUN MODE

The core and peripherals can be configured to be clocked by T1OSC using a 32.768 kHz crystal. The crystal must be connected to the T1OSO and T1OSI pins. This is the same configuration as the low-power timer circuit (see **Section 7.6** "**Timer1 Oscillator**"). When SCS bits are configured to run from T1OSC, a clock transition is generated. It will clear the OSTS bit, switch the system clock from either the primary system clock or INTRC, depending on the value of SCS<1:0> and FOSC<2:0>, to the external low-power Timer1 oscillator input (T1OSC) and shut down the primary system clock to conserve power.


After a clock switch has been executed, the internal Q clocks are held in the Q1 state until eight falling edge clocks are counted on the T1OSC. After the eight clock periods have transpired, the clock input to the Q clocks is released and operation resumes (see Figure 4-8). In addition, T1RUN (In T1CON) is set to indicate that T1OSC is being used as the system clock.

- Note 1: The T1OSCEN bit must be enabled and it is the user's responsibility to ensure T1OSC is stable before clock switching to the T1OSC input clock can occur.
 - 2: When T1OSCEN = 0, the following possible effects result.

Original SCS<1:0>	Modified SCS<1:0>	Final SCS<1:0>
00	01	00 – no change
00	11	10 - INTRC
10	11	10 – no change
10	01	00 – Oscillator defined by FOSC<2:0>

A clock switching event will occur if the final state of the SCS bits is different from the original.





NOTES:

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x		
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
	bit 7				•			bit 0		
bit 7	SPEN: Seri	al Port Ena	ble bit							
	1 = Serial po 0 = Serial p			RB2/SDO/R	X/DT and RB	5/SS/TX/CH	K pins as ser	ial port pins)		
bit 6	RX9 : 9-bit F	Receive Ena	able bit							
	1 = Selects 0 = Selects									
bit 5	SREN: Sing	gle Receive	Enable bit							
	Asynchrono Don't care.	ous mode:								
	<u>Synchronou</u> 1 = Enables									
	0 = Disable	s single rec		complete.						
	<u>Synchronou</u> Don't care.		-							
bit 4	CREN: Continuous Receive Enable bit									
	Asynchronous mode:									
	1 = Enables continuous receive									
	0 = Disables continuous receive									
	Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)									
	0 = Disables continuous receive									
bit 3	ADDEN: Address Detect Enable bit									
	Asynchrono 1 = Enable is set				upt and load	of the receiv	ve buffer wh	en RSR<8>		
		es address	detection, al	l bytes are i	eceived and	ninth bit ca	n be used a	s parity bit		
bit 2	FERR: Frar									
		g error (can		by reading	RCREG regi	ster and red	ceive next v	alid byte)		
bit 1	OERR: Ove	errun Error I	oit							
	1 = Overrur 0 = No over		be cleared	by clearing	bit CREN)					
bit 0	RYOD. Oth I	hit of Recei	ved Data (ca	an he Parity	bit, but must	the calculat	ed by user f	firmwara)		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

BAUD	I	Fosc = 8 M	Hz	Fosc = 4 MHz			Fosc = 2 MHz			Fosc = 1 MHz		
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	_	_	0.300	0	207	0.300	0	103	0.300	0	51
1.2	1.202	+0.16	103	1.202	+0.16	51	1.202	+0.16	25	1.202	+0.16	12
2.4	2.404	+0.16	51	2.404	+0.16	25	2.404	+0.16	12	2.232	-6.99	6
9.6	9.615	+0.16	12	8.929	-6.99	6	10.417	+8.51	2	NA	_	_
19.2	17.857	-6.99	6	20.833	+8.51	2	NA	_	_	NA	_	_
28.8	31.250	+8.51	3	31.250	+8.51	1	31.250	+8.51	0	NA	_	_
38.4	41.667	+8.51	2	NA	_	_	NA	_	_	NA	_	_
57.6	62.500	+8.51	1	62.500	8.51	0	NA	_	_	NA	_	_

TABLE 11-5: INTRC BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

TABLE 11-6:INTRC BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc = 8 MHz		Hz	Fosc = 4 MHz			Fosc = 2 MHz			Fosc = 1 MHz		
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)									
0.3	NA	_	_	NA	_	_	NA	_	_	0.300	0	207
1.2	NA	_	_	1.202	+0.16	207	1.202	+0.16	103	1.202	+0.16	51
2.4	2.404	+0.16	207	2.404	+0.16	103	2.404	+0.16	51	2.404	+0.16	25
9.6	9.615	+0.16	51	9.615	+0.16	25	9.615	+0.16	12	8.929	-6.99	6
19.2	19.231	+0.16	25	19.231	+0.16	12	17.857	-6.99	6	20.833	+8.51	2
28.8	29.412	+2.12	16	27.778	-3.55	8	31.250	+8.51	3	31.250	+8.51	1
38.4	38.462	+0.16	12	35.714	-6.99	6	41.667	+8.51	2	NA	_	_
57.6	55.556	-3.55	8	62.500	+8.51	3	62.500	+8.51	1	62.500	+8.51	0


11.2.2 AUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 11-4. The data is received on the RB2/SDO/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.


Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, the Overrun Error bit, OERR (RCSTA<1>), will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received. It is, therefore, essential to clear error bit OERR if it is set. Framing Error bit, FERR (RCSTA<2>), is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values: therefore, it is essential for the user to read the RCSTA register, before reading the RCREG register, in order not to lose the old FERR and RX9D information.









When setting up an asynchronous reception, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

IADLL I	TABLE 11-6. REGISTERS ASSOCIATED WITH ASTRCHIKONOUS RECEPTION										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF ⁽¹⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	AUSART	AUSART Receive Data Register							0000 0000	0000 0000
8Ch	PIE1	_	ADIE ⁽¹⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	aud Rate Generator Register 0000 0							0000 0000	0000 0000

TABLE 11-8: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

										•			
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
	—	_	—	—	—	—	_					IESO	FCMEN
bit 13													bit 0
bit 13-2	Unimplemented: Read as '1'												
bit 1	IESO	: Interna	al Extern	al Switcl	hover bit	t							
	1 = lr	nternal E	xternal S	Switchov	/er mode	e enabled	t						
	0 = Ir	nternal E	xternal \$	Switcho	er mode	e disable	d						
bit 0	FCMI	EN: Fail	-Safe Cl	ock Mon	itor Ena	ble bit							
	1 = F	1 = Fail-Safe Clock Monitor enabled											
	0 = F	0 = Fail-Safe Clock Monitor disabled											
	Lege	nd:											
	R = F	Readable	e bit		W = V	Writable I	oit	U = Ur	nimplem	ented bit,	read as	'0'	
	-n = \	/alue at	POR		'1' = I	Bit is set		'0' = B	it is clea	red	x = Bit	is unkno	wn

15.8 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes, or to synchronize more than one PIC16F87/88 device operating in parallel.

Table 15-3 shows the Reset conditions for the STATUS, PCON and PC registers, while Table 15-4 shows the Reset conditions for all the registers.

15.9 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Oscillator	Power-u	qu	Brown-out	Wake-up from				
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep			
XT, HS, LP	TPWRT + 1024 • Tosc	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc			
EXTRC, INTRC	Tpwrt	5-10 μs ⁽¹⁾	TPWRT	5-10 μs ⁽¹⁾	5-10 μs ⁽¹⁾			
T1OSC	—	—	—	—	5-10 μs ⁽¹⁾			

TABLE 15-1: TIME-OUT IN VARIOUS SITUATIONS

Note 1: CPU start-up is always invoked on POR, BOR and wake-up from Sleep. The 5-10 μs delay is based on a 1 MHz system clock.

TABLE 15-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	
0	x	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during Normal Operation
1	1	1	0	MCLR Reset during Sleep or Interrupt Wake-up from Sleep

Legend: u = unchanged, x = unknown

15.14 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 15-7 shows which features are consumed by the background debugger.

TABLE 15-7:	DEBUGGER RESOURCES
-------------	--------------------

I/O pins	RB6, RB7
Stack	1 level
Program Memory	Address 0000h must be NOP
	Last 100h words
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to RA5/MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies.

15.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

15.16 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

15.17 In-Circuit Serial Programming

PIC16F87/88 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 15-13 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. For more information on serial programming, please refer to the *"PIC16F87/88 Flash Memory Programming Specification"* (DS39607).


Note:	The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and
	debugging.
	When using the Timer1 oscillator, In- Circuit Serial Programming [™] (ICSP [™]) may not function correctly (high voltage or low voltage), or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.
	If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead), or installed after programming. The oscillator loading

ICSP or ICD operation.

FIGURE 15-13:

: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION

capacitors may remain in-circuit during



BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>]BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' = 0, the next instruction is executed. If bit 'b' = 1, then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

CLRF	Clear f		
Syntax:	[<i>label</i>] CLRF f		
Operands:	$0 \leq f \leq 127$		
Operation:	$\begin{array}{l} 00h \rightarrow (f), \\ 1 \rightarrow Z \end{array}$		
Status Affected:	Z		
Description:	The contents of register 'f' are cleared and the Z bit is set.		

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' = 1, the next instruction is executed. If bit 'b', in register 'f', = 0, the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W), \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer		
Syntax:	[<i>label</i>] CALL k	Syntax:	[label] CLRWDT		
Operands:	$0 \le k \le 2047$	Operands:	None		
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>	Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \end{array}$		
Status Affected:	None		$1 \rightarrow PD$		
Description:	Call subroutine. First, return	Status Affected:	TO, PD		
	address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.		

18.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias	40°C to +125°C
Ambient temperature under bias Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.3 to +14V
Total power dissipation (Note 1)	1W
Maximum current out of Vss pin	200 mA
Maximum current into VDD pin	200 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, Ioк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	100 mA
Maximum current sourced by PORTA	100 mA
Maximum current sunk by PORTB	100 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-$ VOH)	$x \text{ IOH} + \sum (\text{VOL } x \text{ IOL})$
 Voltage spikes at the MCLR pin may cause latch-up. A series resistor of greater than to pull MCLR to VDD, rather than tying the pin directly to VDD. 	1 k Ω should be used

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

PIC16LF87/88 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC16F8 (Indu											
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) ^(2,3)										
	PIC16LF87/88	72	95	μΑ	-40°C						
		76	90	μΑ	+25°C	VDD = 2.0V					
		76	90	μΑ	+85°C						
	PIC16LF87/88	138	175	μΑ	-40°C		Fosc = 1 MHz				
		136	170	μA	+25°C	VDD = 3.0V					
		136	170	μΑ	+85°C		(RC Oscillator) ⁽³⁾				
	All devices	310	380	μA	-40°C						
		290	360	μΑ	+25°C	VDD = 5.0V					
		280	360	μA	+85°C	VDD = 3.0V					
	Extended devices	330	500	μA	125°C						
	PIC16LF87/88	270	335	μΑ	-40°C	_					
		280	330	μA	+25°C	VDD = 2.0V					
		285	330	μA	+85°C						
	PIC16LF87/88	460	610	μA	-40°C						
		450	600	μA	+25°C	VDD = 3.0V	Fosc = 4 MHz				
		450	600	μA	+85°C		(RC Oscillator) ⁽³⁾				
	All devices	900	1060	μΑ	-40°C	4					
		890	1050	μΑ	+25°C	VDD = 5.0V					
		890	1050	μΑ	+85°C						
	Extended devices	.920	1.5	mA	+125°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

Param No.	Symbol	Characteristic			Тур	Max	Units	Conditions	
90*	TSU:STA	Start Condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600				Start condition	
91*	THD:STA	Start Condition	100 kHz mode	4000			ns	After this period, the first clock pulse is generated	
		Hold Time	400 kHz mode	600		_			
92*	Tsu:sto	Stop Condition	100 kHz mode	4700			ns		
		Setup Time	400 kHz mode	600	_	_			
93	THD:STO	Stop Condition	100 kHz mode	4000			ns		
		Hold Time	400 kHz mode	600	_	_			

TABLE 18-9: I²C[™] BUS START/STOP BITS REQUIREMENTS

* These parameters are characterized but not tested.






FIGURE 18-15: I²C[™] BUS DATA TIMING

NOTES:







	MILLIMETERS				
Dimension	Dimension Limits			MAX	
Contact Pitch	E		0.65 BSC		
Contact Pad Spacing	С		7.20		
Contact Pad Width (X20)	X1			0.45	
Contact Pad Length (X20)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A