



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf88t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

		_
1.0	Device Overview	5
2.0	Memory Organization	11
3.0	Data EEPROM and Flash Program Memory	27
4.0	Oscillator Configurations	35
5.0	I/O Ports	51
6.0	Timer0 Module	67
7.0	Timer1 Module	71
8.0	Timer2 Module	79
9.0	Capture/Compare/PWM (CCP) Module	81
10.0	Synchronous Serial Port (SSP) Module	87
11.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	97
12.0	Analog-to-Digital Converter (A/D) Module	. 113
13.0	Comparator Module	. 121
14.0	Comparator Voltage Reference Module	. 127
15.0	Special Features of the CPU	. 129
16.0	Instruction Set Summary	. 149
17.0	Development Support	. 157
18.0	Electrical Characteristics	. 161
19.0	DC and AC Characteristics Graphs and Tables	. 191
20.0	Packaging Information	. 205
Appe	ndix A: Revision History	. 215
Appe	ndix B: Device Differences	. 215
INDE	X	. 217
The M	Aicrochip Web Site	. 225
Custo	omer Change Notification Service	. 225
Custo	omer Support	. 225
Read	er Response	. 226
PIC1	6F87/88 Product Identification System	. 227

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT/CCP1 ⁽⁵⁾	6	7	7			
RB0				I/O	TTL	Bidirectional I/O pin.
CCP1				1/O	ST	Capture input. Compare output. PWM output.
RB1/SDI/SDA	7	8	8			
RB1		Ũ	Ŭ	I/O	TTL	Bidirectional I/O pin.
SDI				I	ST	SPI data in.
SDA				I/O	ST	I [∠] C™ data.
RB2/SDO/RX/DT	8	9	9	1/0		
SDO				0	ST	SPI data out
RX				I	01	AUSART asynchronous receive.
DT				I/O		AUSART synchronous detect.
RB3/PGM/CCP1 ⁽⁵⁾	9	10	10			
RB3				I/O	TTL	Bidirectional I/O pin.
PGM				1/0	ST	Low-Voltage ICSP [™] Programming enable pin.
	10		40	I	51	Capture input, Compare output, Pww output.
RB4/SCK/SCL	10	11	12	1/0	тті	Bidirectional I/O pin Interrupt-on-change pin
SCK				1/O	ST	Synchronous serial clock input/output for SPI.
SCL				I	ST	Synchronous serial clock Input for I ² C.
RB5/SS/TX/CK	11	12	13			
RB5				I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
SS TV					TTL	Slave select for SPI in Slave mode.
CK				1/0		AUSART asynchronous transmit.
RB6/AN5/PGC/T1OSO/	12	13	15	., 0		
T1CKI						
RB6				I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
AN5 ⁽⁴⁾					o . (2)	Analog input channel 5.
T10S0				0	ST	Timer1 oscillator output
T1CKI				I	ST	Timer1 external clock input.
RB7/AN6/PGD/T1OSI	13	14	16			
RB7				I/O	TTL	Bidirectional I/O pin. Interrupt-on-change pin.
AN6 ⁽⁴⁾				I	a=(2)	Analog input channel 6.
PGD T1OSI					ST ⁽²⁾	In-Circuit Debugger and ICSP programming data pin.
Vee	5	5.6	35	P		Ground reference for logic and I/O pins
	1/	15 16	17 10	P		Positive supply for logic and I/O pins.
	14	-10, 10	17, 19	1-		

TABLE 1-2:	PIC16F87/88 PINOUT DESCRIPTION	(CONTINUED)

- = Not used TTL = TTL Input ST = Schmitt Trigger Input
Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

4: PIC16F88 devices only.

5: The CCP1 pin is determined by the CCPMX bit in Configuration Word 1 register.

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer. Although the prescaler can be assigned to either the WDT or Timer0, but not both, a new divide counter is implemented in the WDT circuit to give multiple WDT time-out selections. This allows TMR0 and WDT to each have their own scaler. Refer to Section 15.12 "Watchdog Timer (WDT)" for further details.

REGISTER 2-2: OPTION_REG: OPTION CONTROL REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0					
	bit 7	·						bit 0					
bit 7	RBPU: PO	RTB Pull-up E	nable bit										
	1 = PORTI	1 = PORTB pull-ups are disabled											
	0 = PORTI	B pull-ups are	enabled by	individual p	ort latch val	Jes							
bit 6	INTEDG: Ir	nterrupt Edge	Select bit										
	1 = Interru	pt on rising ed	ge of RB0/	INT pin									
	0 = Interru	0 = Interrupt on falling edge of RB0/INT pin											
bit 5	TOCS: TMF	R0 Clock Sour	ce Select b	it									
	1 = Transit	ion on RA4/T	OCKI/C2OL	IT pin									
	0 = Interna	al instruction c	ycle clock (CĽKO)									
bit 4	TOSE: TMF	R0 Source Edg	e Select bi	t									
	1 = Increm	ent on high-to	- low transit	ion on RA4/		JT pin							
	0 = Increm	ent on low-to-	high transit	ion on RA4/	FOCKI/C2O	JT pin							
bit 3	PSA: Preso	caler Assignm	ent bit										
	1 = Presca	aler is assigned	d to the WE	т									
	0 = Presca	aler is assigned	d to the Tim	ner0 module									
bit 2-0	PS<2:0>: F	Prescaler Rate	Select bits	i									
	Bit Value	TMR0 Rate	WDT Ra	te									
	000	1:2	1:1										
	001	1:4	1:2										
	010	1:8	1:4										
	011	1 : 16	1:8										
	100	1:32	1 : 16										
	101	1:64	1:32										
	110	1 : 128	1:64										
	111	1:256	1 : 128										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.6.3 CLOCK TRANSITION AND WDT

When clock switching is performed, the Watchdog Timer is disabled because the Watchdog ripple counter is used as the Oscillator Start-up Timer.

Once the clock transition is complete (i.e., new oscillator selection switch has occurred), the Watchdog counter is re-enabled with the counter reset. This allows the user to synchronize the Watchdog Timer to the start of execution at the new clock frequency.

Note:	The OST is only used when switching to
	XT, HS and LP Oscillator modes.

REGISTER 4-2: OSCCON: OSCILLATOR CONTROL REGISTER (ADDRESS 8Fh)

U-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0
—	- IRCF2 IRCF1		IRCF0	OSTS ⁽¹⁾	IOFS	SCS1	SCS0
bit 7							bit 0

- bit 7 Unimplemented: Read as '0'
- bit 6-4 IRCF<2:0>: Internal RC Oscillator Frequency Select bits
 - 000 = 31.25 kHz
 - 001 = 125 kHz
 - 010 = 250 kHz
 - 011 = 500 kHz
 - 100 = 1 MHz
 - 101 = 2 MHz
 - 110 = 4 MHz
 - 111 = 8 MHz

bit 3 **OSTS:** Oscillator Start-up Time-out Status bit⁽¹⁾

- 1 = Device is running from the primary system clock
- 0 = Device is running from T1OSC or INTRC as a secondary system clock
 - Note 1: Bit resets to '0' with Two-Speed Start-up mode and LP, XT or HS selected as the oscillator mode.
- bit 2 **IOFS:** INTOSC Frequency Stable bit
 - 1 = Frequency is stable
 - 0 = Frequency is not stable
- bit 1-0 SCS<1:0>: Oscillator Mode Select bits
 - 00 = Oscillator mode defined by FOSC<2:0>
 - 01 = T1OSC is used for system clock
 - 10 = Internal RC is used for system clock
 - 11 = Reserved

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

CLRWDT		; Clear WDT and prescaler
BANKSEL	OPTION_REG	; Select Bank of OPTION_REG
MOVLW	b'xxxx0xxx'	; Select TMR0, new prescale
MOVWF	OPTION_REG	; value and clock source

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Mo	dule Regis	ter						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by Timer0.

7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

7.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/PGD/T1OSI when bit T1OSCEN is set, or on pin RB6/PGC/T1OSO/T1CKI when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present since the synchronization circuit is shut off. The prescaler, however, will continue to increment.









When setting up an asynchronous reception, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (Section 11.1 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF ⁽¹⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 0000
1Ah	RCREG	AUSART	Receive D	ata Regist	ter					0000 0000	0000 0000
8Ch	PIE1	_	ADIE ⁽¹⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	te Generato	or Registe	r					0000 0000	0000 0000

TABLE 11-8: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

11.3.2 AUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RB2/SDO/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence.

After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/ clearing enable bit RCIE (PIE1<5>).

Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then Overrun Error bit, OERR (RCSTA<1>), is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set.

receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register, before reading RCREG, in order not to lose the old RX9D information.

When setting up a synchronous master reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 11.1 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF ⁽¹⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	AUSAR	AUSART Receive Data Register						0000 0000	0000 0000	
8Ch	PIE1	_	ADIE ⁽¹⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Ra	ate Genera	ator Regist	er					0000 0000	0000 0000
					(

TABLE 11-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.









FIGURE 15-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK): CASE 2



15.12.4 FAIL-SAFE OPTION

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate even in the event of an oscillator failure.



The FSCM function is enabled by setting the FCMEN bit in Configuration Word 2.

In the event of an oscillator failure, the FSCM will generate an oscillator fail interrupt and will switch the system clock over to the internal oscillator. The system will continue to come from the internal oscillator until the fail-safe condition is exited. The fail-safe condition is exited with either a Reset, the execution of a SLEEP instruction or a write to the OSCCON register.

The frequency of the internal oscillator will depend upon the value contained in the IRCF bits. Another clock source can be selected via the IRCF and the SCS bits of the OSCCON register. The FSCM sample clock is generated by dividing the INTRC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur.

On the rising edge of the postscaled clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary or secondary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the postscaled clock occurs and the monitoring latch is not set, a clock failure has been detected.

While in Fail-Safe mode, a Reset will exit the fail-safe condition. If the primary clock source is configured for a crystal, the OST timer will wait for the 1024 clock cycles for the OST time-out and the device will continue running from the internal oscillator until the OST is complete. A SLEEP instruction, or a write to the SCS bits (where SCS bits do not = 00), can be performed to put the device into a low-power mode.

Note:	Two-Speed Start-up mode is automatically						
	enabled when the fail-sa			fail-safe	option	is	
	enabled.						

If Reset occurs while in Fail-Safe mode and the primary clock source is EC or RC, then the device will immediately switch back to EC or RC mode.

15.12.4.1 Fail-Safe in Low-Power Mode

A write to the OSCCON register, or SLEEP instruction, will end the fail-safe condition. The system clock will default to the source selected by the SCS bits, which is either T1OSC, INTRC or none (Sleep mode). However, the FSCM will continue to monitor the system clock. If the secondary clock fails, the device will immediately switch to the internal oscillator clock. If OSFIE is set, an interrupt will be generated.



FIGURE 15-11: FSCM TIMING DIAGRAM

15.12.4.2 FSCM and the Watchdog Timer

When a clock failure is detected, SCS<1:0> will be forced to '10' which will reset the WDT (if enabled).

15.12.4.3 POR or Wake From Sleep

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary system clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For Oscillator modes involving a crystal or resonator (HS, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FSCM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the system clock and functions until the primary clock is stable (the OST timer has timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on port or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

15.12.4.4 Example Fail-Safe Conditions

1. CONDITIONS:

The device is clocked from a crystal, crystal operation fails and then Sleep mode is entered. OSTS = 0

SCS = 00

OSFIF = 1

USER ACTION:

Sleep mode will exit the fail-safe condition. Therefore, if the user code did not handle the detected fail-safe prior to the SLEEP command, then upon wake-up, the device will try to start the crystal that failed and a fail-safe condition will not be detected. Monitoring the OSTS bit will determine if the crystal is operating. The user should not enter Sleep mode without handling the fail-safe condition first. 2. CONDITIONS:

After a POR (Power-on Reset), the device is running in Two-Speed Start-up mode. The crystal fails before the OST has expired. If a crystal fails during the OST period, a fail-safe condition will not be detected (OSFIF will not get set).

OSTS = 0 SCS = 00 OSFIF = 0

USER ACTION:

Check the OSTS bit. If it's clear and the OST should have expired at this point, then the user can assume the crystal has failed. The user should change the SCS bit to cause a clock switch which will also release the 10-bit ripple counter for WDT operation (if enabled).

3. CONDITIONS:

The device is clocked from a crystal during normal operation and it fails.

OSTS = 0 SCS = 00 OSFIF = 1

USER ACTION:

Clear the OSFIF bit. Configure the SCS bits for a clock switch and the fail-safe condition will be cleared. Later, if the user decides to, the crystal can be retried for operation. If this is done, the OSTS bit should be monitored to determine if the crystal operates.

15.13 Power-Down Mode (Sleep)

Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

18.2 DC Characteristics: Power-Down and Supply Current PIC16F87/88 (Industrial, Extended) PIC16LF87/88 (Industrial) (Continued)

PIC16LF87/88 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F87/88 (Industrial, Extended)									
Param No.	Device	Тур	Max	Units	Conditions				
D022	Module Differential Curre	nts (∆lw	от, ∆Іво	R, ∆ILVD	, Δ IOSCB, Δ IAD)				
(∆IWDT)	Watchdog Timer	1.5	3.8	μA	-40°C				
		2.2	3.8	μΑ	+25°C	VDD = 2.0V			
		2.7	4.0	μA	+85°C				
		2.3	4.6	μA	-40°C				
		2.7	4.6	μA	+25°C	VDD = 3.0V			
		3.1	4.8	μA	+85°C				
		3.0	10.0	μA	-40°C				
		3.3	10.0	μΑ	+25°C				
		3.9	13.0	μΑ	+85°C	VDD = 3.0V			
	Extended devices	5.0	21.0	μΑ	+125°C				
D022A (∆IBOR)	Brown-out Reset	40	60	μΑ	-40°C to +85°C	VDD = 5.0V			
D025	Timer1 Oscillator	1.7	2.3	μΑ	-40°C				
(∆IOSCB)		1.8	2.3	μΑ	+25°C	VDD = 2.0V			
		2.0	2.3	μΑ	+85°C				
		2.2	3.8	μΑ	-40°C				
		2.6	3.8	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1		
		2.9	3.8	μΑ	+85°C				
		3.0	6.0	μΑ	-40°C				
		3.2	6.0	μΑ	+25°C	VDD = 5.0V			
		3.4	7.0	μΑ	+85°C				
D026	A/D Converter	0.001	2.0	μΑ	-40°C to +85°C	VDD = 2.0V			
(∆IAD)		0.001	2.0	μA	-40°C to +85°C	VDD = 3.0V	A/D on Sleep not converting		
		0.003	2.0	μA	-40°C to +85°C	$\sqrt{00} - 5.0$	The on, sleep, not conventing		
	Extended devices	4.0	8.0	μΑ	-40°C to +125°C	vuu = 5.0V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.



FIGURE 18-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 18-7: BROWN-OUT RESET TIMING



TABLE 18-5:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (Low)	2			μS	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (16-bit prescaler = 0100 and no postscaler)	13.6	16	18.4	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	—	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	61.2	72	82.8	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.1	μS	
35	TBOR	Brown-out Reset Pulse Width	100	—	-	μS	$VDD \leq VBOR (D005)$

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.















© 2002-2013 Microchip Technology Inc.

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (November 2003)

Original data sheet for PIC16F87/88 devices.

Revision B (August 2003)

The specifications in **Section 18.0** "**Electrical Characteristics**" have been updated to include the addition of maximum specifications to the DC Characteristics tables, text clarification has been made to **Section 4.6.2** "**Clock Switching**" and there have been minor updates to the data sheet text.

Revision C (January 2005)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in **Section 18.0 "Electrical Characteristics"** have been updated and there have been minor corrections to the data sheet text.

Revision D (October 2011)

This revision updated the package marking and package outline drawings in **Section 20.0** "**Packaging Information**".

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1:	DIFFERENCES BETWEEN			
	THE PIC16F87 AND PIC16F88			

Features	PIC16F87	PIC16F88
Analog-to-Digital Converter	N/A	10-bit, 7-channel

NOTES:

RB5/SS/TX/CK Pin	66
RB6/AN5/PGC/T1OSO/T1CKI Pin	67
RB7/AN6/PGD/T1OSI Pin	68
Simplified PWM	86
SSP in I ² C Mode	94
SSP in SPI Mode	92
System Clock	43
Timer0/WDT Prescaler	69
Timer1	75
Timer2	81
Watchdog Timer (WDT)	143
BOR. See Brown-out Reset.	
BRGH Bit	101
Brown-out Reset (BOR)131, 134, 13	5, 137
BOR Status (BOR Bit)	26

С

C Compilers	
MPLAB C18	160
Capture/Compare/PWM (CCP)	83
Capture Mode	84
CCP Pin Configuration	84
Software Interrupt	84
Timer1 Mode Selection	84
Capture, Compare and Timer1 Associated Registers	85
CCP Prescaler	84
CCP Timer Resources	83
CCP1IF	84
CCPR1	84
CCPR1H:CCPR1L	84
Compare Mode	85
CCP Pin Configuration	85
Software Interrupt Mode	85
Special Event Trigger	85
Special Event Trigger Output of CCP1	85
Timer1 Mode Selection	85
PWM and Timer2 Associated Registers	87
PWM Mode	86
Example Frequencies/Resolutions	87
Operation Setup	87
CCP1CON Register	16
CCP1M0 Bit	83
CCP1M1 Bit	83
CCP1M2 Bit	83
CCP1M3 Bit	83
CCP1X Bit	83
CCP1Y Bit	83
CCPR1H Register16	, 83
CCPR1L Register16	, 83
Clock Sources	41
Selection Using OSCCON Register	41
Clock Switching	41
Transition and the Watchdog Timer	42
Transition Sequence	43
CMCON Register	17
Code Examples	
Call of a Subroutine in Page 1 from Page 0	27
Changing Between Capture Prescalers	84
Changing Prescaler Assignment From WDT to Time	r0.
71	
Erasing a Flash Program Memory Row	33
Implementing a Real-Time Clock Using a Timer1 Ir	iter-
rupt Service	79
Indirect Addressing	28
Initializing PORTA	53
Reading a 16-Bit Free Running Timer	76
Reading Data EEPROM	31

Reading Flash Program Memory Saving STATUS, W and PCLATH Registers i	32 n RAM
142	
Writing a 16-Bit Free Running Timer	
Writing to Data EEPROM	
Writing to Flash Program Memory	
Code Protection	131, 149
Comparator Module	
Analog Input Connection Considerations	127
Associated Registers	128
Configuration	124
Effects of a Reset	127
External Reference Signal	125
Internal Reference Signal	125
Interrupts	126
Operation	125
Operation During Sleep	127
Outputs	125
Reference	125
Response Time	125
Comparator Specifications	177
Comparator Voltage Reference	129
Associated Registers	130
Computed GOTO	27
Configuration Bits	131
Crystal and Ceramic Resonators	37
Customer Change Notification Service	226
Customer Notification Service	226
Customer Support	226
CVRCON Register	17
-	

D

Data EEPROM Memory	
Associated Registers	
EEADR Register	
EEADRH Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
EEDATH Register	29
Operation During Code-Protect	
Protection Against Spurious Writes	
Reading	31
Write Complete Flag (EEIF Bit)	
Writing	
Data Memory	
Special Function Registers	16
DC and AC Characteristics	
Graphs and Tables	193
DC Characteristics	
Internal RC Accuracy	174
PIC16F87/88, PIC16LF87/88	175
Power-Down and Supply Current	166
Supply Voltage	165
Development Support	159
Device Differences	217
Device Overview	7
Direct Addressing	