

Welcome to E-XFL.COM

### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

### Details

E·XFl

Product Status	Obsolete
Туре	Floating Point
Interface	Host Interface, Serial Port
Clock Rate	60MHz
Non-Volatile Memory	External
On-Chip RAM	64kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 100°C (TC)
Mounting Type	Surface Mount
Package / Case	196-BGA, CSPBGA
Supplier Device Package	196-CSPBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21065lcca-240

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

544 Kbits Configurable On-Chip SRAM

- Dual-Ported for Independent Access by Core Processor and DMA
- Configurable in Combinations of 16-, 32-, 48-Bit Data and Program Words in Block 0 and Block 1

### DMA Controller

Ten DMA Channels—Two Dedicated to the External Port and Eight Dedicated to the Serial Ports

Background DMA Transfers at up to 66 MHz, in Parallel with Full Speed Processor Execution

Performs Transfers Between:

Internal RAM and Host

Internal RAM and Serial Ports

Internal RAM and Master or Slave SHARC

Internal RAM and External Memory or I/O Devices

External Memory and External Devices

### Host Processor Interface

Efficient Interface to 8-, 16-, and 32-Bit Microprocessors Host Can Directly Read/Write ADSP-21065L IOP Registers

### Multiprocessing

Distributed On-Chip Bus Arbitration for Glueless, Parallel Bus Connect Between Two ADSP-21065Ls Plus Host

132 Mbytes/s Transfer Rate Over Parallel Bus

### Serial Ports

Independent Transmit and Receive Functions

Programmable 3-Bit to 32-Bit Serial Word Width

I<sup>2</sup>S Support Allowing Eight Transmit and Eight Receive Channels

Glueless Interface to Industry Standard Codecs TDM Multichannel Mode with μ-Law/A-Law Hardware Companding

Multichannel Signaling Protocol

### GENERAL DESCRIPTION

The ADSP-21065L is a powerful member of the SHARC family of 32-bit processors optimized for cost sensitive applications. The SHARC—Super Harvard Architecture—offers the highest levels of performance and memory integration of any 32-bit DSP in the industry—they are also the only DSP in the industry that offer both fixed and floating-point capabilities, without compromising precision or performance.

The ADSP-21065L is fabricated in a high speed, low power CMOS process,  $0.35 \,\mu\text{m}$  technology. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I lists the performance benchmarks for the ADSP-21065L.

The ADSP-21065L SHARC combines a floating-point DSP core with integrated, on-chip system features, including a 544 Kbit SRAM memory, host processor interface, DMA controller, SDRAM controller, and enhanced serial ports.

Figure 1 shows a block diagram of the ADSP-21065L, illustrating the following architectural features:

Computation Units (ALU, Multiplier, and Shifter) with a Shared Data Register File Data Address Generators (DAG1, DAG2) Program Sequencer with Instruction Cache Timers with Event Capture Modes On-Chip, dual-ported SRAM External Port for Interfacing to Off-Chip Memory and Peripherals Host Port and SDRAM Interface DMA Controller Enhanced Serial Ports JTAG Test Access Port

### Table I. Performance Benchmarks

Benchmark	Timing	Cycles
Cycle Time	15.00 ns	1
1024-Pt. Complex FFT (Radix 4, with Digit Reverse)	0.274 ns	18221
Matrix Multiply (Pipelined) $[3 \times 3] \times [3 \times 1]$ $[4 \times 4] \times [4 \times 1]$	135 ns 240 ns	9
FIR Filter (per Tap)	15 ns	1
IIR Filter (per Biquad)	60 ns	4
Divide Y/X	90 ns	6
Inverse Square Root $(1/\sqrt{x})$	135 ns	9
DMA Transfers	264 Mbytes/sec.	

#### **ADSP-21000 FAMILY CORE ARCHITECTURE**

The ADSP-21065L is code and function compatible with the ADSP-21060/ADSP-21061/ADSP-21062. The ADSP-21065L includes the following architectural features of the SHARC family core.




Figure 2. ADSP-21065L Single-Processor System

### Independent, Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multi-function instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

### **Data Register File**

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

#### Single-Cycle Fetch of Instruction and Two Operands

The ADSP-21065L features an enhanced Super Harvard Architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses, and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

#### **Instruction Cache**

The ADSP-21065L includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions that fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

**Data Address Generators with Hardware Circular Buffers** The ADSP-21065L's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data I/O transfers). Programs can be downloaded to the ADSP-21065L using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines  $(\overline{DMAR}_{1-2}, \overline{DMAG}_{1-2})$ . Other DMA features include interrupt generation on completion of DMA transfers and DMA chaining for automatically linked DMA transfers.

### **Serial Ports**

The ADSP-21065L features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at 1x clock frequency, providing each with a maximum data rate of 33 Mbit/s. Each serial port has a primary and a secondary set of transmit and receive channels. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports supports three operation modes: DSP serial port mode, I<sup>2</sup>S mode (an interface commonly used by audio codecs), and TDM (Time Division Multiplex) multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with selectable word lengths of 3 bits to 32 bits. They offer selectable synchronization and transmit modes and optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated. The serial ports also include keyword and keymask features to enhance interprocessor communication.

### Programmable Timers and General-Purpose I/O Ports

The ADSP-21065L has two independent timer blocks, each of which performs two functions—Pulsewidth Generation and Pulse Count and Capture.

In Pulsewidth Generation mode, the ADSP-21065L can generate a modulated waveform with an arbitrary pulsewidth within a maximum period of 71.5 secs.

In Pulse Counter mode, the ADSP-21065L can measure either the high or low pulsewidth and the period of an input waveform.

The ADSP-21065L also contains twelve programmable, general purpose I/O pins that can function as either input or output. As output, these pins can signal peripheral devices; as input, these pins can provide the test for conditional branching.

### **Program Booting**

The internal memory of the ADSP-21065L can be booted at system power-up from an 8-bit EPROM, a host processor, or external memory. Selection of the boot source is controlled by the BMS (Boot Memory Select) and BSEL (EPROM Boot) pins. Either 8-, 16-, or 32-bit host processors can be used for booting. For details, see the descriptions of the BMS and BSEL pins in the Pin Descriptions section of this data sheet.

### Multiprocessing

The ADSP-21065L offers powerful features tailored to multiprocessing DSP systems. The unified address space allows direct interprocessor accesses of both ADSP-21065L's IOP registers. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing a maximum of two ADSP-21065Ls and a host processor. Master processor changeover incurs only one cycle of overhead. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 132 Mbytes/sec over the external port.

### **DEVELOPMENT TOOLS**

The ADSP-21065L is supported with a complete set of software and hardware development tools, including the EZ-ICE<sup>®</sup> In-Circuit Emulator and development software.

The same EZ-ICE hardware that you use for the ADSP-21060/ ADSP-21062 also fully emulates the ADSP-21065L.

Both the SHARC Development Tools family and the VisualDSP<sup>®</sup> integrated project management and debugging environment support the ADSP-21065L. The VisualDSP project management environment enables you to develop and debug an application from within a single integrated program.

The SHARC Development Tools include an easy to use Assembler that is based on an algebraic syntax; an Assembly library/ librarian; a linker; a loader; a cycle-accurate, instruction-level simulator; a C compiler; and a C run-time library that includes DSP and mathematical functions.

Debugging both C and Assembly programs with the Visual DSP debugger, you can:

- View Mixed C and Assembly Code
- Insert Break Points
- Set Watch Points
- Trace Bus Activity
- Profile Program Execution
- Fill and Dump Memory
- Create Custom Debugger Windows

The Visual IDE enables you to define and manage multiuser projects. Its dialog boxes and property pages enable you to configure and manage all of the SHARC Development Tools. This capability enables you to:

- Control how the development tools process inputs and generate outputs.
- Maintain a one-to-one correspondence with the tool's command line switches.

The EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21065L processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards multiprocessor SHARC VME boards, and daughter and modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC<sup>™</sup> module specification. Third Party software tools include an Ada compiler, DSP libraries, operating systems, and block diagram design tools.

### Additional Information

For detailed information on the ADSP-21065L instruction set and architecture, see the *ADSP-21065L SHARC User's Manual*, Third Edition, and the *ADSP-21065L SHARC Technical Reference*.

EZ-ICE and VisualDSP are registered trademarks of Analog Devices, Inc. SHARCPAC is a trademark of Analog Devices, Inc.

Pin	Туре	Function
HBR	I/A	<b>Host Bus Request.</b> Must be asserted by a host processor to request control of the ADSP-21065L's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the ADSP-21065L that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$ . To relinquish the bus, the ADSP-21065L places the address, data, select, and strobe lines in a high impedance state. It does, however, continue to drive the SDRAM control pins. $\overline{\text{HBR}}$ has priority over all ADSP-21065L bus requests ( $\overline{\text{BR}}_{2-1}$ ) in a multiprocessor system.
HBG	I/O	<b>Host Bus Grant</b> . Acknowledges an $\overline{\text{HBR}}$ bus request, indicating that the host processor may take control of the external bus. $\overline{\text{HBG}}$ is asserted by the ADSP-21065L until $\overline{\text{HBR}}$ is released. In a multiprocessor system, $\overline{\text{HBG}}$ is output by the ADSP-21065L bus master.
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-21065L.
REDY (O/D)	0	<b>Host Bus Acknowledge.</b> The ADSP-21065L deasserts REDY to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{CS}$ and $\overline{HBR}$ inputs are asserted.
$\overline{\text{DMAR}}_1$	I/A	DMA Request 1 (DMA Channel 9).
$\overline{\text{DMAR}}_2$	I/A	DMA Request 2 (DMA Channel 8).
$\overline{\text{DMAG}}_1$	O/T	DMA Grant 1 (DMA Channel 9).
$\overline{\text{DMAG}}_2$	O/T	DMA Grant 2 (DMA Channel 8).
$\overline{\text{BR}}_{2-1}$	I/O/S	<b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-21065Ls to arbitrate for bus mastership. An ADSP-21065L drives its own $\overline{\text{BRx}}$ line (corresponding to the value of its ID <sub>2-0</sub> inputs) only and monitors all others. In a uniprocessor system, tie both $\overline{\text{BRx}}$ pins to VDD.
ID <sub>1-0</sub>	I	<b>Multiprocessing ID.</b> Determines which multiprocessor bus request $(\overline{BR}_1 - \overline{BR}_2)$ is used by ADSP-21065L. ID = 01 corresponds to $\overline{BR}_1$ , ID = 10 corresponds to $\overline{BR}_2$ . ID = 00 in single-processor systems. These lines are a system configuration selection which should be hard-wired or changed only at reset.
CPA (O/D)	I/O	<b>Core Priority Access.</b> Asserting its $\overline{CPA}$ pin allows the core processor of an ADSP-21065L bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{CPA}$ is an open drain output that is connected to both ADSP-21065Ls in the system. The $\overline{CPA}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, leave the $\overline{CPA}$ pin unconnected.
DTxX	0	<b>Data Transmit</b> (Serial Ports 0, 1; Channels A, B). Each DTxX pin has a 50 k $\Omega$ internal pull- up resistor.
DRxX	I	<b>Data Receive</b> (Serial Ports 0, 1; Channels A, B). Each DRxX pin has a 50 kΩ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock</b> (Serial Ports 0, 1). Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	<b>Receive Clock</b> (Serial Ports 0, 1). Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).
BSEL	I	<b>EPROM Boot Select.</b> When BSEL is high, the ADSP-21065L is configured for booting from an 8-bit EPROM. When BSEL is low, the BSEL and BMS inputs determine booting mode. See BMS for details. This signal is a system configuration selection which should be hardwired.

### **POWER DISSIPATION ADSP-21065L**

These specifications apply to the internal power portion of  $V_{DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note SHARC Power Dissipation Measurements.

Specifications are based on the following operating scenarios:

Table II.	Internal	Current	Measurements
-----------	----------	---------	--------------

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

 $PEAK \times I_{DDINPEAK} + HIGH \times I_{DDINHIGH} + LOW \times I_{DDINLOW} + HIDLE \times I_{DDIDLE} = POWER CONSUMPTION$ (See note 4 below Table III.)

OR  $%PEAK \times I_{DDINPEAK} + %HIGH \times I_{DDINHIGH} + %LOW \times I_{DDINLOW} + %IDLE16 \times I_{DDIDLE16} = POWER CONSUMPTION (See note 5 below Table III.)$ 

Table III. Internal Current Measurement Scenarios

Parameter		Test Conditions	Max	Unit
I <sub>DDINPEAK</sub>	Supply Current (Internal) <sup>1</sup>	$t_{\rm CK}$ = 33 ns, $V_{\rm DD}$ = max	470	mA
		$t_{CK}$ = 30 ns, $V_{DD}$ = max	510	mA
I <sub>DDINHIGH</sub>	Supply Current (Internal) <sup>2</sup>	$t_{CK}$ = 33 ns, $V_{DD}$ = max	275	mA
		$t_{CK}$ = 30 ns, $V_{DD}$ = max	300	mA
I <sub>DDINLOW</sub>	Supply Current (Internal) <sup>3</sup>	$t_{CK} = 33 \text{ ns}, V_{DD} = \max$	240	mA
		$t_{CK} = 30 \text{ ns}, V_{DD} = \max$	260	mA
IDDIDLE	Supply Current (IDLE) <sup>4</sup>	$t_{CK} = 33 \text{ ns}, V_{DD} = \max$	150	mA
		$t_{CK} = 30 \text{ ns}, V_{DD} = \text{max}$	155	mA
I <sub>DDIDLE16</sub>	Supply Current (IDLE16) <sup>5</sup>	$V_{DD} = max$	50	mA

NOTES

<sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code.

<sup>3</sup>I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>4</sup>IDLE denotes ADSP-21065L state during execution of IDLE instruction.

<sup>5</sup>IDLE16 denotes ADSP-21065L state during execution of IDLE16 instruction.

### TIMING SPECIFICATIONS

#### **General Notes**

Two speed grades of the ADSP-21065L are offered, 60 MHz and 66 MHz instruction rates. The specifications shown are based on a CLKIN frequency of 30 MHz ( $t_{CK}$  = 33.3 ns). The DT derating allows specifications at other CLKIN frequencies (within the minmax range of the  $t_{CK}$  specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 33.3 ns:

$$DT = (t_{CK} - 33.3)/32$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

See Figure 27 in Equivalent Device Loading for AC Measurements (Includes All Fixtures) for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

### (O/D) = Open Drain (A/D) = Active Drive

		66 N	AHz	60 N	ИНz	
Parameter		Min	Max	Min	n Max	
Clock In	put					
Timing Re	equirements:					
t <sub>CK</sub>	CLKIN Period	30.00	100	33.33	100	ns
t <sub>CKL</sub>	CLKIN Width Low	7.0		7.0		ns
t <sub>CKH</sub>	CLKIN Width High	5.0		5.0		ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V-2.0 V)		3.0		3.0	ns




Figure 7. Clock Input

Paramete	er	Min	Max	Unit
Reset Timing Re	equirements:			
t <sub>WRST</sub> t <sub>SRST</sub>	RESET         Pulsewidth         Low <sup>1</sup> RESET         Setup         Before         CLKIN         High <sup>2</sup>	2 t <sub>CK</sub> 23.5 + 24	DT t <sub>CK</sub>	ns ns

NOTES

<sup>1</sup>Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 3000 CLKIN cycles while  $\overline{\text{RESET}}$  is low, assuming stable V<sub>DD</sub> and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.




Figure 8. Reset

Parame	ter	Min	Max	Unit
Interrup				
t <sub>SIR</sub>	Requirements: IRQ2-0 Setup Before CLKIN High or Low <sup>1</sup>	11.0 + 12 D	-	ns
t <sub>HIR</sub>	IRQ2-0 Hold Before CLKIN High or Low <sup>1</sup>		0.0 + 12 DT	ns
t <sub>IPW</sub>	$\overline{IRQ}$ 2-0 Pulsewidth <sup>2</sup>	$2.0 + t_{CK}/2$		ns

NOTES

<sup>1</sup>Only required for  $\overline{IRQ}x$  recognition in the following cycle.

 $^2\mbox{Applies}$  only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.

### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave ADSP-21065L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-21065L, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21065L must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Paramete	r	Min	Max	Unit
Timing Req	uirements:			
t <sub>SSDATI</sub>	Data Setup Before CLKIN	0.25 + 2 DT		ns
t <sub>hsdati</sub>	Data Hold After CLKIN	4.0 - 2  DT		ns
t <sub>DAAK</sub>	ACK Delay After Address, MSx, SW, BMS <sup>1, 2</sup>		24.0 + 30 DT + W	ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN <sup>1</sup>	2.75 + 4 DT		ns
t <sub>HACK</sub>	ACK Hold After CLKIN	2.0 – 4 DT		ns
Switching (	Characteristics:			
t <sub>DADRO</sub>	Address, $\overline{\text{MS}}$ x, $\overline{\text{BMS}}$ , $\overline{\text{SW}}$ Delay After CLKIN <sup>1</sup>		7.0 - 2  DT	ns
t <sub>HADRO</sub>	Address, MSx, BMS, SW Hold After CLKIN	0.5 – 2 DT		ns
t <sub>DRDO</sub>	RD High Delay After CLKIN	0.5 – 2 DT	6.0 - 2  DT	ns
t <sub>DWRO</sub>	WR High Delay After CLKIN	0.0 – 3 DT	6.0 – 3 DT	ns
t <sub>DRWL</sub>	RD/WR Low Delay After CLKIN	7.5 + 4 DT	11.75 + 4 DT	ns
t <sub>DDATO</sub>	Data Delay After CLKIN		22.0 + 10 DT	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>3</sup>	1.0 - 2 DT	7.0 - 2  DT	ns
t <sub>DBM</sub>	BMSTR Delay After CLKIN		3.0	ns
t <sub>HBM</sub>	BMSTR Hold After CLKIN	-4.0		ns

W = (number of wait states specified in WAIT register)  $\times$   $t_{CK}.$ 

NOTES

<sup>1</sup>Data Hold: User must meet  $t_{HDA}$  or  $t_{HDRH}$  or synchronous specification  $t_{HDATI}$ . See system hold time calculation under test conditions for the calculation of hold times given capacitive and dc loads.

<sup>2</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications  $t_{SACKC}$  and  $t_{HACKC}$  must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

### Synchronous Read/Write-Bus Slave

Use these specifications for ADSP-21065L bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Parameter		Min	Max	Unit
Timing Requ	uirements:			
t <sub>SADRI</sub>	Address, SW Setup Before CLKIN	24.5 + 25 DT		ns
t <sub>HADRI</sub>	Address, SW Hold Before CLKIN		4.0 + 8 DT	ns
t <sub>SRWLI</sub>	RD/WR Low Setup Before CLKIN <sup>1</sup>	21.0 + 21 DT		ns
t <sub>HRWLI</sub>	RD/WR Low Hold After CLKIN	-2.50 - 5 DT	7.5 + 7 DT	ns
t <sub>RWHPI</sub>	RD/WR Pulse High	2.5		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	4.5		ns
t <sub>HDATWH</sub>	Data Hold After WR High	0.0		ns
Switching C	haracteristics:			
t <sub>SDDATO</sub>	Data Delay After CLKIN		31.75 + 21 DT	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	7.0 - 2  DT	ns
t <sub>DACK</sub>	ACK Delay After CLKIN		29.5 + 20 DT	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	6.0 – 2 DT	ns


NOTES

<sup>1</sup>t<sub>SRWLI</sub> is specified when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t<sub>SRWLI</sub> (min) = 17.5 + 18 DT. <sup>2</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

For two ADSP-21065Ls to communicate synchronously as master and slave, certain master and slave specification combinations must be satisfied. Do not compare specification values directly to calculate master/slave clock skew margins for those specifications listed below. The following table shows the appropriate clock skew margin.

Table IV.	Bus	Master	to Slav	e Skew	Margins
-----------	-----	--------	---------	--------	---------

Master Specification	Slave Specification	Skew Margin
t <sub>SSDATI</sub>	t <sub>SDDATO</sub>	$t_{CK} = 33.3 \text{ ns} + 2.25 \text{ ns}$
		$t_{CK} = 30.0 \text{ ns} + 1.50 \text{ ns}$
t <sub>SACKC</sub>	t <sub>DACK</sub>	$t_{CK} = 33.3 \text{ ns} + 3.00 \text{ ns}$
		$t_{CK} = 30.0 \text{ ns} + 2.25 \text{ ns}$
t <sub>DADRO</sub>	t <sub>SADRI</sub>	$t_{CK} = 33.3 \text{ ns} \text{ N/A}$
		$t_{CK} = 30.0 \text{ ns} + 2.75 \text{ ns}$
t <sub>DRWL</sub> (Max)	t <sub>SRWLI</sub>	$t_{CK} = 33.3 \text{ ns} + 1.50 \text{ ns}$
		$t_{CK} = 30.0 \text{ ns} + 1.25 \text{ ns}$
t <sub>DRDO</sub> (Max)	t <sub>HRWLI</sub> (Max)	$t_{CK} = 33.3 \text{ ns} \text{ N/A}$
		$t_{CK} = 30.0 \text{ ns}  3.00 \text{ ns}$
t <sub>DWRO</sub> (Max)	t <sub>HRWLI</sub> (Max)	$t_{CK} = 33.3 \text{ ns} \text{ N/A}$
		$t_{CK} = 30.0 \text{ ns}$ 3.75 ns



WRITE CYCLE





Figure 16. Asynchronous Read/Write-Host to ADSP-21065L



\*"MEMORY READ – BUS MASTER," "MEMORY WRITE – BUS MASTER," AND "SYNCHRONOUS READ/WRITE – BUS MASTER" TIMING SPECIFICATIONS FOR ADDR<sub>23-0</sub>, RD, WR, SW, MS<sub>3-0</sub>, AND ACK ALSO APPLY HERE.

Figure 18. DMA Handshake Timing

### **Serial Ports**

Parameter		Min	Max	Unit
External Clo				
Timing Requir				
t <sub>SFSE</sub>	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	4.0		ns
t <sub>HFSE</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1</sup>	4.0		ns
t <sub>SDRE</sub>	Receive Data Setup Before RCLK <sup>1</sup>	1.5		ns
t <sub>HDRE</sub>	Receive Data Hold After RCLK <sup>1</sup>	4.0		ns
t <sub>SCLKW</sub>	TCLK/RCLK Width	9.0		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	t <sub>CK</sub>		ns
Internal Clo	ck			
Timing Requir	ements:			
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>2</sup> ; RFS Setup Before RCLK <sup>1</sup>	8.0		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1</sup>	1.0		ns
t <sub>SDRI</sub>	Receive Data Setup Before RCLK <sup>1</sup>	3.0		ns
t <sub>HDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3.0		ns
	Internal Clock			
Switching Cha +	RFS Delay After RCLK (Internally Generated RFS) <sup>2</sup>		13.0	
t <sub>DFSE</sub>		2.0	15.0	ns
t <sub>HOFSE</sub>	RFS Hold After RCLK (Internally Generated RFS) <sup>2</sup>	3.0		ns
External Clo				
Switching Cha				
t <sub>DFSE</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>2</sup>		13.0	ns
t <sub>HOFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>2</sup>	3.0		ns
t <sub>DDTE</sub>	Transmit Data Delay After TCLK <sup>2</sup>		12.5	ns
t <sub>HDTE</sub>	Transmit Data Hold After TCLK <sup>2</sup>	4.0		ns
Internal Clo	ck			
Switching Cha				
t <sub>DFSI</sub>	TFS Delay After TCLK (Internally Generated TFS) <sup>2</sup>		4.5	ns
t <sub>HOFSI</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>2</sup>	-1.5		ns
t <sub>DDTI</sub>	Transmit Data Delay After TCLK <sup>2</sup>		7.5	ns
t <sub>HDTI</sub>	Transmit Data Hold After TCLK <sup>2</sup>	0.0		ns
t <sub>SCLKIW</sub>	TCLK/RCLK Width	$(t_{SCLK}/2) - 2.5$	$(t_{SCLK}/2) + 2.5$	ns
Enable and			(BOLIC )	-
Switching Cha				
-	Data Enable from External TCLK <sup>2</sup>	5.0		ne
t <sub>DTENE</sub>	Data Disable from External RCLK <sup>2</sup>	5.0	10.0	ns
t <sub>DDTTE</sub>	Data Enable from Internal TCLK <sup>2</sup>	0.0	10.0	ns
t <sub>DTENI</sub>	Data Disable from Internal TCLK <sup>2</sup>	0.0	3.0	ns
t <sub>DDTTI</sub>	TCLK/RCLK Delay from CLKIN			ns
t <sub>DCLK</sub>	•		18.0 + 6 DT	ns
t <sub>DPTR</sub>	SPORT Disable After CLKIN		14.0	ns
External Lat	e Frame Sync			
t <sub>DDTLFSE</sub>	Data Delay from Late External TFS or External RFS			
	with MCE = 1, MFD = $0^{3, 4}$		10.5	ns
t <sub>DTENLFSE</sub>	Data Enable from late FS or MCE = 1, MFD = $0^{3, 4}$	3.5		ns
t <sub>DDTLSCK</sub>	Data Delay from TCLK/RCLK for Late External			
	TFS or External RFS with MCE = 1, MFD = $0^{3, 4}$		12.0	ns
t <sub>DTENLSCK</sub>	Data Enable from RCLK/TCLK for Late External FS or			
	MCE = 1, MFD = $0^{3, 4}$	4.5		ns


NOTES

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup-and-hold, 2) data delay and data setup-and-hold, and 3) SCLK width.


<sup>1</sup>Referenced to sample edge.

<sup>2</sup>Referenced to drive edge.

<sup>3</sup>MCE = 1, TFS enable and TFS valid follow t<sub>DDTENFS</sub> and t<sub>DDTLFSE</sub>. <sup>4</sup>If external RFS/TFS setup to RCLK/TCLK > t<sub>SCLK</sub>/2 then t<sub>DDTLSCK</sub> and t<sub>DTENLSCK</sub> apply; otherwise t<sub>DDTLFSE</sub> and t<sub>DTENLFS</sub> apply. \*Word selected timing for I<sup>2</sup>S mode is the same as TFS/RFS timing (normal framing only).



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OF FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 20. Serial Ports

### JTAG Test Access Port and Emulation

Parameter		Min	Max	Unit
Timing Requ	urements:			
t <sub>TCK</sub>	TCK Period	t <sub>CK</sub>		ns
t <sub>STAP</sub>	TDI, TMS Setup Before TCK High	3.0		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	3.0		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK Low <sup>1</sup>	7.0		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK Low <sup>1</sup>	12.0		ns
t <sub>TRSTW</sub>	TRST Pulsewidth	4 t <sub>CK</sub>		ns
Switching C	haracteristics:			
t <sub>DTDO</sub>	TDO Delay from TCK Low		11.0	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>2</sup>		15.0	ns

#### NOTES

<sup>1</sup>System Inputs = DATA<sub>31-0</sub>, ADDR<sub>23-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ACK,  $\overline{\text{SBTS}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{HBR}}$ ,  $\overline{\text{HBG}}$ ,  $\overline{\text{CS}}$ ,  $\overline{\text{DMAR}}_1$ ,  $\overline{\text{DMAR}}_2$ ,  $\overline{\text{BR}}_{2-1}$ ,  $\overline{\text{ID}}_{1-0}$ ,  $\overline{\text{IRQ}}_{2-0}$ ,  $FLAG_{11-0}$ , DR0x, DR1x, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, BSEL,  $\overline{\text{BMS}}$ , CLKIN,  $\overline{\text{RESET}}$ , SDCLK<sub>0</sub>,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{SDWE}}$ , SDCKE, PWM\_EVENTx. <sup>2</sup>System Outputs = DATA<sub>31-0</sub>, ADDR<sub>23-0</sub>, MS<sub>3-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ACK,  $\overline{\text{SW}}$ ,  $\overline{\text{HBG}}$ , REDY, DMAG1, DMAG2,  $\overline{\text{BR}}_{2-1}$ ,  $\overline{\text{CPA}}$ ,  $FLAG_{11-0}$ ,  $\overline{\text{PWM}}$ \_EVENTx, DT0x, DT1x, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1,  $\overline{\text{BMS}}$ , SDCLK0, SDCLK1, DQM, SDA10,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{SDWE}}$ , SDCKE, BM, XTAL.




Figure 23. JTAG Test Access Port and Emulation

### **OUTPUT DRIVE CURRENT**




Figure 24. Typical Drive Currents

### **TEST CONDITIONS**

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times \Delta V}{I_L}$$


The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$ and  $t_{DECAY}$  as shown in Figure 26. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21065L's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.,  $t_{DATRWH}$  for the write cycle).






Figure 26. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins. The delay and hold specifications given should be derated by a factor of 1.8 ns/50 pF for loads other than the nominal value of 50 pF. Figure 28 and Figure 29 show how output rise time varies with capacitance. Figure 30 shows graphically how output delays and hold vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable time under Test Conditions.) The graphs of Figure 28, Figure 29, and Figure 30 may not be linear outside the ranges shown.




Figure 28. Typical Rise and Fall Time (10%–90% V<sub>DD</sub>)




Figure 29. Typical Rise and Fall Time (0.8 V–2.0 V)




Figure 30. Typical Output Delay or Hold

### POWER DISSIPATION

Total power dissipation has two components: one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation depends on the sequence in which instructions execute and the data operands involved. See I<sub>DDIN</sub> calculation in Electrical Characteristics section. Internal power dissipation is calculated this way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which the pins can switch (f)
- the load capacitance of the pins (C)
- the voltage swing of the pins (V\_{DD}).

The external component is calculated using:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ( $C_{IN}$ ). The frequency f includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/t_{CK}$  while in SDRAM burst mode.

### Example:

Estimate  $P_{EXT}$  with the following assumptions:

- a system with one bank of external memory (32-bit)
- two  $1M \times 16$  SDRAM chips, each with a control signal load of 3 pF and a data signal load of 4 pF
- external data writes occur in burst mode, two every  $1/t_{CK}$  cycles, a potential frequency of  $1/t_{CK}$  cycles/s. Assume 50% pin switching
- the external SDRAM clock rate is 60 MHz ( $2/t_{CK}$ ).

The  $P_{\rm EXT}$  equation is calculated for each class of pins that can drive:

Table V. External Power Calculations

Pin Type	# of Pins	% Switching	×C	×f	$\times$ V <sub>DD</sub> <sup>2</sup>	= P <sub>EXT</sub>
$\frac{\text{Address}}{\text{MS}_0}$ $\frac{\text{SDWE}}{\text{SDWE}}$	11	50	× 10.7	× 30 MHz	× 10.9 V	= 0.019 W
	1	0	× 10.7	—	× 10.9 V	= 0.000 W
	1	0	× 10.7	—	× 10.9 V	= 0.000 W
Data	32	50	imes 7.7	× 30 MHz	× 10.9 V	= 0.042 W
SDRAM CLK	1	-		× 30 MHz	× 10.9 V	= 0.007 W

 $P_{EXT} = 0.068 W$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation. ( $I_{DDIN}$  see calculation in Electrical Characteristics section):

$$P_{TOTAL} = P_{EXT} + (I_{DDIN} \times V_{DD})$$

Note that the conditions causing a worst-case  $P_{EXT}$  differ from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones (1s) to all zeros (0s). Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### ENVIRONMENTAL CONDITIONS Thermal Characteristics

The ADSP-21065L is offered in a 208-lead MQFP and a 196-ball Mini-BGA package.

The ADSP-21065L is specified for a case temperature ( $T_{CASE}$ ). To ensure that  $T_{CASE}$  is not exceeded, an air flow source may be used.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package)

PD = Power Dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation)

 $\theta_{JC} = 7.1^{\circ}$ C/W for 208-lead MQFP

 $\theta_{JC} = 5.1^{\circ}$ C/W for 196-ball Mini-BGA

### Airflow

### Table VI. Thermal Characteristics (208-Lead MQFP)

(Linear Ft./Min.)	0	100	200	400	600
$\theta_{CA}$ (°C/W)	24	20	19	17	13

### Table VII. 196-Ball Mini-BGA

(Linear Ft./Min.)	0	200	400
$\theta_{CA}$ (°C/W)	38	29	23

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VDD	43	CAS	85	VDD	127	DATA28	169	ADDR17
2	RFS0	44	SDWE	86	DATA3	128	DATA29	170	ADDR16
3	GND	45	VDD	87	DATA4	129	GND	171	ADDR15
4	RCLK0	46	DQM	88	DATA5	130	VDD	172	VDD
5	DR0A	47	SDCKE	89	GND	131	VDD	173	ADDR14
6	DR0B	48	SDA10	90	DATA6	132	DATA30	174	ADDR13
7	TFS0	49	GND	91	DATA7	133	DATA31	175	ADDR12
8	TCLK0	50	DMAG1	92	DATA8	134	FLAG7	176	VDD
9	VDD	51	DMAG2	93	VDD	135	GND	177	GND
10	GND	52	HBG	94	GND	136	FLAG6	178	ADDR11
11	DT0A	53	BMSTR	95	VDD	137	FLAG5	179	ADDR10
12	DT0B	54	VDD	96	DATA9	138	FLAG4	180	ADDR9
13	RFS1	55	CS	97	DATA10	139	GND	181	GND
14	GND	56	<b>SBTS</b>	98	DATA11	140	VDD	182	VDD
15	RCLK1	57	GND	99	GND	141	VDD	183	ADDR8
16	DR1A	58	WR	100	DATA12	142	NC	184	ADDR7
17	DR1B	59	RD	101	DATA13	143	ID1	185	ADDR6
18	TFS1	60	GND	102	NC	144	ID0	186	GND
19	TCLK1	61	VDD	103	NC	145	EMU	187	GND
20	VDD	62	GND	104	DATA14	146	TDO	188	ADDR5
21	VDD	63	REDY	105	VDD	147	TRST	189	ADDR4
22	DT1A	64	SW	106	GND	148	TDI	190	ADDR3
23	DT1B	65	CPA	107	DATA15	149	TMS	191	VDD
24	PWM_EVENT1	66	VDD	108	DATA16	150	GND	192	VDD
25	GND	67	VDD	109	DATA17	151	TCK	193	ADDR2
26	PWM_EVENT0	68	GND	110	VDD	152	BSEL	194	ADDR1
27	BR1	69	ACK	111	DATA18	153	BMS	195	ADDR0
28	BR2	70	$\overline{\rm MS}0$	112	DATA19	154	GND	196	GND
29	VDD	71	$\overline{\rm MS}$ 1	113	DATA20	155	GND	197	FLAG0
30	CLKIN	72	GND	114	GND	156	VDD	198	FLAG1
31	XTAL	73	GND	115	NC	157	RESET	199	FLAG2
32	VDD	74	$\overline{\text{MS}}2$	116	DATA21	158	VDD	200	VDD
33	GND	75	$\overline{\text{MS}}$ 3	117	DATA22	159	GND	201	FLAG3
34	SDCLK1	76	FLAG11	118	DATA23	160	ADDR23	202	NC
35	GND	77	VDD	119	GND	161	ADDR22	203	NC
36	VDD	78	FLAG10	120	VDD	162	ADDR21	204	GND
37	SDCLK0	79	FLAG9	121	DATA24	163	VDD	205	$\overline{IRQ}0$
38	$\overline{\text{DMAR}}$ 1	80	FLAG8	122	DATA25	164	ADDR20	206	$\overline{IRQ}_{1}$
39	DMAR2	81	GND	123	DATA26	165	ADDR19	207	$\overline{IRQ}_2$
40	HBR	82	DATA0	124	VDD	166	ADDR18	208	NC
41	GND	83	DATA1	125	GND	167	GND		
42	RAS	84	DATA2	126	DATA27	168	GND		

208-LEAD MQFP PIN CONFIGURATION

14	13	12	11	10	9	8	7	6	5	4	3	2	1	
NC7	NC8	ADDR18	ADDR17	ADDR14	ADDR11	ADDR8	ADDR7	ADDR6	ADDR3	ADDR0	FLAG2	NC2	NC1	A
тск	GND	ADDR23	ADDR21	ADDR19	ADDR15	ADDR12	ADDR9	ADDR5	ADDR2	FLAG0	<b>IRQ0</b>	RFS0	DR0A	в
тро	BSEL	RESET	ADDR22	ADDR20	ADDR16	ADDR13	ADDR10	ADDR4	ADDR1	FLAG3	IRQ2	RCLK0	TCLK0	c
EMU	TRST	TMS	BMS	VDD	VDD	VDD	VDD	VDD	FLAG1	IRQ1	DR0B	TFS0	RCLK1	D
FLAG4	ID1	TDI	ID0	VDD	GND	GND	GND	GND	VDD	RFS1	DT0A	DT0B	TFS1	E
FLAG7	FLAG5	FLAG6	VDD	GND	GND	GND	GND	GND	GND	VDD	DR1A	DR1B	TCLK1	F
DATA29	DATA30	DATA31	VDD	GND	GND	GND	GND	GND	GND	VDD	DT1A	DT1B	PWM_ EVENT1	G
DATA26	DATA27	DATA28	VDD	GND	GND	GND	GND	GND	GND	VDD	BR2	BR1	PWM_ EVENT0	н
DATA23	DATA25	DATA24	VDD	GND	GND	GND	GND	GND	GND	VDD	SDCLK1	XTAL	CLKIN	J
DATA22	DATA20	DATA21	DATA19	VDD	GND	GND	GND	GND	VDD	SDWE	HBR	SDCLK0	DMAR1	ĸ
DATA18	DATA17	DATA16	DATA13	DATA8	VDD	VDD	VDD	VDD	VDD	DMAG2	SDA10	CAS	DMAR2	L
DATA15	DATA14	DATA12	DATA9	DATA5	DATA2	FLAG10	АСК	СРА	RD	CS	DMAG1	SDCKE	RAS	м
NC6	DATA11	DATA10	DATA7	DATA4	DATA1	FLAG11	MS1	GND	REDY	SBTS	BMSTR	HBG	DQM	N
NC5	DATA6	DATA3	DATA0	FLAG8	FLAG9	MS3	MS2	MSO	SW	WR	GND	NC4	NC3	Р

### **196-BALL MINI-BGA PIN CONFIGURATION**


Part Number	Case Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage	Package Options
ADSP-21065LKS-240	0°C to +85°C	60 MHz	544 Kbit	3.3 V	MQFP
ADSP-21065LCS-240	-40°C to +100°C	60 MHz	544 Kbit	3.3 V	MQFP
ADSP-21065LKCA-240	0°C to +85°C	60 MHz	544 Kbit	3.3 V	Mini-BGA
ADSP-21065LKS-264	0°C to +85°C	66 MHz	544 Kbit	3.3 V	MQFP
ADSP-21065LKCA-264	0°C to +85°C	66 MHz	544 Kbit	3.3 V	Mini-BGA
ADSP-21065LCCA-240	-40°C to +100°C	60 MHz	544 Kbit	3.3 V	Mini-BGA

### **ORDERING GUIDE**

### **OUTLINE DIMENSIONS**

### 196-Lead Chip Scale Ball Grid Array [CSPBGA]

Dimensions shown in millimeters



NOTES:

1. THE ACTUAL POSITION OF THE BALL GRID IS WITHIN 0.30 OF ITS IDEAL POSITION RELATIVE TO THE PACKAGE EDGES.

2. THE ACTUAL POSITION OF EACH BALL IS WITHIN 0.10 OF ITS IDEAL POSITION RELATIVE TO THE BALL GRID. 3. DIMENSIONS COMPLY WITH JEDEC STANDARD MS-034AAE-1.

4. CENTER DIMENSIONS ARE NOMINAL.

**Revision History** 

Location	Page
6/03—Data Sheet changed from REV. B to REV. C.	
Edit to GENERAL DESCRIPTION	3
Removal of overbar from DQM Un	niversal
Edit to POWER DISSIPATION ADSP-21065L (equations above Table III)	13
Addition to ORDERING GUIDE	44
Update to OUTLINE DIMENSIONS	41, 44