

Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

E·XFI

Product Status	Active
Туре	Floating Point
Interface	Host Interface, Serial Port
Clock Rate	60MHz
Non-Volatile Memory	External
On-Chip RAM	64kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	-40°C ~ 100°C (TC)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-MQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21065lcsz-240

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ADSP-21065L* PRODUCT PAGE QUICK LINKS

Last Content Update: 04/08/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

- + EE-103: Performing Level Conversion Between 5v and 3.3v $\rm IC's$
- EE-104: Setting Up Streams with the VisualDSP Debugger
- EE-107: ADSP-21065L EPROM Booting
- EE-109: ADSP2106x : Using 2106x SPORT's as Timers
- EE-110: A Quick Primer on ELF and DWARF File Formats
- EE-112: Class Implementation in Analog C++
- EE-116: SHARC Shortword DMA
- EE-127: The ADSP-21065L On-chip SDRAM Controller
- EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
- EE-132: Placing C Code and Data Modules in SHARC memory using VisualDSP++™
- EE-141: Benchmarking C Code on the ADSP-2106x and the ADSP-2116x Family of DSPs
- EE-159: Initializing DSP System & Control Registers From C and C++
- EE-166: ADSP-2106x EPROM Overlay Support with VisualDSP++ 2.0
- EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users
- EE-191: Implementing a Glueless UART Using The SHARC[®] DSP SPORTs
- EE-202: Using the Expert Linker for Multiprocessor LDFs
- EE-219: Connecting Character LCD Panels to ADSP-21262 SHARC[®] DSPs
- EE-244: Interfacing Gated Clocks to ADSP-21065L SHARC[®] Processors
- EE-247: Interfacing AD7676 ADCs to ADSP-21065L SHARC[®] Processors
- EE-253: Power Bypass Decoupling of SHARC[®] Processors
- EE-261: Understanding Jitter Requirements of PLL-Based Processors
- EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC[®] Processors
- EE-273: Using the VisualDSP++ Command-Line Installer
- EE-280: In-Circuit Flash Programming on ADSP-2106x SHARC[®] Processors
- EE-285: Migrating from ADSP-21065L to ADSP-21375 SHARC[®] Processors

- EE-305: Designing and Debugging Systems with SHARC Processors
- EE-323: Implementing Dynamically Loaded Software Modules
- EE-328: Migrating from ADSP-2106x/2116x to ADSP-2126x/2136x/2137x SHARC[®] Processors
- EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools
- EE-332: Cycle Counting and Profiling
- EE-340: Connecting SHARC[®] and Blackfin[®] Processors over SPI
- EE-42: C-Programs on the ADSP-2106x
- EE-45: Using the ADSP-2106x/21020 EZ-ICE DBWIN Utility
- EE-46: SHARC Internal Power Measurements
- EE-47: ADSP-2106x Link Ports Maximum Throughput
- EE-56: Tips and Tricks on SHARC[®] EPROM and Host Boot Loader
- EE-62: Accessing Short Word Memory In C
- EE-68: Analog Devices JTAG Emulation Technical Reference
- EE-69: Understanding and Using Linker Description Files on SHARC Processors
- EE-70: ADSP-2106x SPORT DTx pins: Is There Potential MCM Data Contention Between Different SHARCs
- EE-74: Analog Devices Serial Port Development and Troubleshooting Guide
- EE-84: External Port DMA Modes of Operation for SHARC Processors
- EE-85: Recommended Handling of Unused SHARC Pins
- EE-86: Interfacing SHARC 2106x DSPs to PLX 9080 PCI Bridge Chips
- EE-98: Using External Bus Arbitration to Group More Than Two ADSP-21065L into a Multiprocessing Cluster
- Interfacing the ADSP21065L SHARC DSP to the AD1819A AC-97 Soundport Codec
- TN: Interfacing I2S Compatible Audio Devices to the ADSP-21065L
- TN: Using the Low Cost, High Performance ADSP21065L DSP for Digital Audio Applications

Data Sheet

ADSP-21065L: SHARC, 198 MFLOPS, 3.3v Data Sheet

Evaluation Kit Manuals

 ADSP-21061, 21065L and the 21160M EZ-KIT Lite[®] Installation Procedure

Integrated Circuit Anomalies

• ADSP-21065L Anomaly List for Revision 0.0, 0.1, 0.2, 0.3

Processor Manuals

- ADSP-21065L Technical Reference
- ADSP-21065L User's Manual
- Getting Started with SHARC
- SHARC Processors: Manuals

Product Highlight

- ADSP-21065L SHARC DSP 32-Bit Floating Point Performance Product Highlight
- EZ-KIT Lite for ADSP-21065L SHARC DSP Product Highlight
- SHARC Processor Family

SOFTWARE AND SYSTEMS REQUIREMENTS 🖵

Software and Tools Anomalies Search

TOOLS AND SIMULATIONS \square

- ADSP-21065L: MBGA Package
- ADSP-21065L: PQFP package
- Designing with BGA
- ADSP-21065L IBIS Datafile (QFP Package)

REFERENCE MATERIALS

Product Selection Guide

 ADI Complementary Parts Guide - Supervisory Devices and DSP Processors

Technical Articles

• An Efficient Asynchronous Sampling-rate Conversion Algorithm for Multi-channel Audio Applications

DESIGN RESOURCES

- ADSP-21065L Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADSP-21065L EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.



Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The ADSP-21065L's two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21065L can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

ADSP-21065L FEATURES

The ADSP-21065L is designed to achieve the highest system throughput to enable maximum system performance. It can be clocked by either a crystal or a TTL-compatible clock signal. The ADSP-21065L uses an input clock with a frequency equal to half the instruction rate—a 33 MHz input clock yields a 15 ns processor cycle (which is equivalent to 66 MHz). Interfaces on the ADSP-21065L operate as shown below. Hereafter in this document, 1x = input clock frequency, and 2x = processor's instruction rate.

The following clock operation ratings are based on 1x = 33 MHz (instruction rate/core = 66 MHz):

SDRAM	66 MHz
External SRAM	33 MHz
Serial Ports	33 MHz
Multiprocessing	33 MHz
Host (Asynchronous)	33 MHz

Augmenting the ADSP-21000 family core, the ADSP-21065L adds the following architectural features:

Dual-Ported On-Chip Memory

The ADSP-21065L contains 544 Kbits of on-chip SRAM, organized into two banks: Bank 0 has 288 Kbits, and Bank 1 has 256 Kbits. Bank 0 is configured with 9 columns of $2K \times 16$ bits, and Bank 1 is configured with 8 columns of $2K \times 16$ bits. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle (see Figure 4 for the ADSP-21065L Memory Map).

On the ADSP-21065L, the memory can be configured as a maximum of 16K words of 32-bit data, 34K words for 16-bit data, 10K words of 48-bit instructions (and 40-bit data) or combinations of different word sizes up to 544 Kbits. All the memory can be accessed as 16-bit, 32-bit or 48-bit.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM and PM busses in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-21065L's external port.

Off-Chip Memory and Peripherals Interface

The ADSP-21065L's external port provides the processor's interface to off-chip memory and peripherals. The 64M words, off-chip address space is included in the ADSP-21065L's unified address space. The separate on-chip buses—for program memory, data memory and I/O—are multiplexed at the external port to create an external system bus with a single 24-bit address bus, four memory selects, and a single 32-bit data bus. The on-chip Super Harvard Architecture provides three bus performance, while the off-chip unified address space gives flexibility to the designer.

SDRAM Interface

The SDRAM interface enables the ADSP-21065L to transfer data to and from synchronous DRAM (SDRAM) at 2x clock frequency. The synchronous approach coupled with 2x clock frequency supports data transfer at a high throughput—up to 220 Mbytes/sec.

The SDRAM interface provides a glueless interface with standard SDRAMs—16 Mb, 64 Mb, and 128 Mb—and includes options to support additional buffers between the ADSP-21065L and SDRAM. The SDRAM interface is extremely flexible and provides capability for connecting SDRAMs to any one of the ADSP-21065L's four external memory banks.

Systems with several SDRAM devices connected in parallel may require buffering to meet overall system timing requirements. The ADSP-21065L supports pipelining of the address and control signals to enable such buffering between itself and multiple SDRAM devices.

Host Processor Interface

The ADSP-21065L's host interface provides easy connection to standard microprocessor buses—8-, 16-, and 32-bit—requiring little additional hardware. Supporting asynchronous transfers at speeds up to 1x clock frequency, the host interface is accessed through the ADSP-21065L's external port. Two channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-21065L's external bus with the host bus request ($\overline{\text{HBR}}$), host bus grant ($\overline{\text{HBG}}$), and ready (REDY) signals. The host can directly read and write the IOP registers of the ADSP-21065L and can access the DMA channel setup and mailbox registers. Vector interrupt support enables efficient execution of host commands.

DMA Controller

The ADSP-21065L's on-chip DMA controller allows zerooverhead, nonintrusive data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-21065L's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21065L's internal memory and its serial ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit internal words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-21065L eight via the serial ports, and two via the processor's external port (for either host processor, other ADSP-21065L, memory or

PIN DESCRIPTIONS

ADSP-21065L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR₂₃₋₀, DATA₃₁₋₀, FLAG₁₁₋₀, \overline{SW} , and inputs that have internal pull-up or pull-down resistors (\overline{CPA} , ACK, DTxX, DRxX, TCLKx, RCLKx, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

I = Input	S = Synchronous	P = Power Supply	(O/D) = Open Drain
O = Output	A = Asynchronous	G = Ground	(A/D) = Active Drive
T = Three-state (when $\overline{\text{SBTS}}$ is as	sserted, or when the ADSP-2	2106x is a bus slave)	

Pin	Туре	Function
ADDR ₂₃₋₀	I/O/T	External Bus Address. The ADSP-21065L outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the IOP registers of the other ADSP-21065L. The ADSP-21065L inputs addresses when a host processor or multiprocessing bus master is reading or writing its IOP registers.
DATA ₃₁₋₀	I/O/T	External Bus Data . The ADSP-21065L inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 31-0. 16-bit short word data is transferred over bits 15-0 of the bus. Pull-up resistors on unused DATA pins are not necessary.
$\overline{\mathrm{MS}}_{3-0}$	I/O/T	Memory Select Lines . These lines are asserted as chip selects for the corresponding banks of external memory. Internal ADDR ₂₅₋₂₄ are decoded into \overline{MS}_{3-0} . The \overline{MS}_{3-0} lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the \overline{MS}_{3-0} lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. Additionally, an \overline{MS}_{3-0} line which is mapped to SDRAM may be asserted even when no SDRAM access is active. In a multiprocessor system, the \overline{MS}_{3-0} lines are output by the bus master.
RD	I/O/T	Memory Read Strobe . This pin is asserted when the ADSP-21065L reads from external memory devices or from the IOP register of another ADSP-21065L. External devices (including another ADSP-21065L) must assert RD to read from the ADSP-21065L's IOP registers. In a multiprocessor system, RD is output by the bus master and is input by another ADSP-21065L.
WR	I/O/T	Memory Write Strobe. This pin is asserted when the ADSP-21065L writes to external memory devices or to the IOP register of another ADSP-21065L. External devices must assert \overline{WR} to write to the ADSP-21065L's IOP registers. In a multiprocessor system, \overline{WR} is output by the bus master and is input by the other ADSP-21065L.
SW	I/O/T	Synchronous Write Select. This signal interfaces the ADSP-21065L to synchronous memory devices (including another ADSP-21065L). The ADSP-21065L asserts \overline{SW} to provide an early indication of an impending write cycle, which can be aborted if \overline{WR} is not later asserted (e.g., in a conditional write instruction). In a multiprocessor system, \overline{SW} is output by the bus master and is input by the other ADSP-21065L to determine if the multiprocessor access is a read or write. \overline{SW} is asserted at the same time as the address output.
ACK	I/O/S	Memory Acknowledge . External devices can deassert ACK to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21065L deasserts ACK as an output to add wait states to a synchronous access of its IOP registers. In a multiprocessor system, a slave ADSP-21065L deasserts the bus master's ACK input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
<u>SBTS</u>	I/S	Suspend Bus Three-State. External devices can assert SBTS to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not finish until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21065L deadlock.
\overline{IRQ}_{2-0}	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG ₁₁₋₀	I/O/A	Flag Pins. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.

ADSP-21065L—SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS

		Test	CC	Frade	K Gı	rade	
Paramete	r	Conditions	Min	Max	Min	Max	Unit
V _{DD} T _{CASE}	Supply Voltage Case Operating Temperature		3.13 -40	3.60 +100	3.13 0	3.60 +85	V °C
$\overline{\begin{matrix} V_{IH} \\ V_{IL1} \\ V_{IL2} \end{matrix}}$	High Level Input Voltage Low Level Input Voltage ¹ Low Level Input Voltage ²		2.0 -0.5 -0.5	V _{DD} + 0.5 0.8 0.7	2.0 -0.5 -0.5	V _{DD} + 0.5 0.8 0.7	V V V

NOTE

See Environmental Conditions for information on thermal specifications.

ELECTRICAL CHARACTERISTICS

			C and	K Grades	
Parameter		Test Conditions	Min	Max	Unit
V _{OH}	High Level Output Voltage ³	(a) V_{DD} = min, I_{OH} = -2.0 mA ⁴	2.4		V
VOL	Low Level Output Voltage ³	@ V_{DD} = min, I_{OL} = 4.0 mA ⁴		0.4	V
$I_{\rm IH}$	High Level Input Current ⁵	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μΑ
I _{IL}	Low Level Input Current ⁵	@ V _{DD} = max, V _{IN} = 0 V		10	μA
I _{ILP}	Low Level Input Current ⁶	@ V _{DD} = max, V _{IN} = 0 V		150	μΑ
I _{OZH}	Three-State Leakage Current ^{7, 8, 9, 10}	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA
I _{OZL}	Three-State Leakage Current ⁷	@ V _{DD} = max, V _{IN} = 0 V		8	μA
I _{OZLS}	Three-State Leakage Current ⁸	@ V _{DD} = max, V _{IN} = 0 V		150	μΑ
I _{OZLA}	Three-State Leakage Current ¹¹	$@V_{DD} = max, V_{IN} = 1.5 V$		350	μA
I _{OZLAR}	Three-State Leakage Current ¹⁰	@ V _{DD} = max, V _{IN} = 0 V		4	mA
I _{OZLC}	Three-State Leakage Current ⁹	@ V _{DD} = max, V _{IN} = 0 V		1.5	mA
C _{IN}	Input Capacitance ^{12, 13}	$f_{IN} = 1$ MHz, $T_{CASE} = 25^{\circ}C$, $V_{IN} = 2.5$ V		8	pF

NOTES

¹Applies to input and bidirectional pins: DATA₃₁₋₀, ADDR₂₃₋₀, BSEL, <u>RD</u>, <u>WR</u>, <u>SW</u>, ACK, <u>SBTS</u>, <u>IRQ</u>₂₋₀, FLAG₁₁₋₀, <u>HBG</u>, <u>CS</u>, <u>DMAR1</u>, <u>DMAR2</u>, <u>BR</u>₂₋₁, <u>ID</u>₂₋₀, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, BMS, TMS, TDI, TCK, HBR, DR0A, DR1A, DR0B, DR1B, TCLK0, TCLK1, RCLK0, RCLK1, RESET, TRST, PWM_EVENT0, PWM_EVENT1, RAS, CAS, SDWE, SDCKE.

²Applies to input pin CLKIN.

³ Applies to output and bidirectional pins: DATA₃₁₋₀, ADDR₂₃₋₀, MS₃₋₀, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{SW}}$, ACK, FLAG₁₁₋₀, $\overline{\text{HBG}}$, REDY, $\overline{\text{DMAG1}}$, $\overline{\text{DMAG2}}$, $\overline{\text{BR}}_{2-1}$, $\overline{\text{CPA}}$, TCLK0, $\underline{\text{TCLK1}}$, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, DT0A, DT1A, DT0B, DT1B, XTAL, $\overline{\text{BMS}}$, TD0, $\overline{\text{EMU}}$, BMSTR, PWM_EVENT0, PWM_EVENT1, RAS, CAS, DQM, SDWE, SDCLK0, SDCLK1, SDCKE, SDA10.

⁴See Output Drive Currents for typical drive current capabilities.

⁵Applies to input pins: ACK, SBTS, IRQ₂₋₀, HBR, CS, DMARI, DMAR2, ID₁₋₀, BSEL, CLKIN, RESET, TCK (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when $ID_{1-0} = 01$ and another ADSP-21065L is not requesting bus mastership.)

⁶Applies to input pins with internal pull-ups: DR0A, DR1A, DR0B, DR1B, TRST, TMS, TDI.

⁷Applies to three-statable pins: $DATA_{31-0}$, $ADDR_{23-0}$, \overline{MS}_{3-0} , \overline{RD} , \overline{WR} , \overline{SW} , ACK, FLAG₁₁₋₀, REDY, \overline{HBG} , \overline{DMAG}_1 , \overline{DMAG}_2 , \overline{BMS} , TDO, \overline{RAS} , \overline{CAS} , DQM, \overline{SDWE} , SDCLK0, SDCLK1, \overline{SDCKE} , SDA10, and \overline{EMU} (Note that ACK is pulled up internally with 2 k Ω during reset in a multiprocessor system, when ID₁₋₀ =

01 and another ADSP-21065L is not requesting bus mastership).

⁸Applies to three-statable pins with internal pull-ups: DT0A, DT1A, DT0B, DT1B, TCLK0, TCLK1, RCLK0, RCLK1.

⁹Applies to \overline{CPA} pin.

¹⁰Applies to ACK pin when pulled up.

¹¹Applies to ACK pin when keeper latch enabled.

¹²Guaranteed but not tested.

¹³Applies to all signal pins.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage	-0.3 V to +4.6 V
Input Voltage	V to V_{DD} + 0.5 V
Output Voltage Swing0.5 V	V to V_{DD} + 0.5 V
Load Capacitance	$\dots \dots 200 \text{ pF}$
Junction Temperature Under Bias	130°C

Storage Temperature Range .	$\dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (5 seconds)	280°C

*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD SENSITIVITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-21065L features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





Figure 9. Interrupts

Paramet	er	Min	Max	Unit
Timer	-			
Timing Re	eauirements:			
tsti	Timer Setup Before SDCLK High	0.0		ns
t _{HTI}	Timer Hold After SDCLK High	6.0		ns
Switching	Characteristics:			
t _{DTEX}	Timer Delay After SDCLK High		1.0	ns
t _{HTEX}	Timer Hold After SDCLK High	-5.0		ns
Paramet	er	Min	Max	Unit
Flags				
Timing Re	eauirements:			
t _{SFI}	FLAG ₁₁₋₀ IN Setup Before SDCLK High ¹	-2.0		ns
t _{HFI}	FLAG ₁₁₋₀ IN Hold After SDCLK High ¹	6.0		ns
Switching	Characteristics:			
t _{DFO}	FLAG ₁₁₋₀ OUT Delay After SDCLK High		1.0	ns
t _{HFO}	FLAG ₁₁₋₀ OUT Hold After SDCLK High	-4.0		ns
t _{DFOE}	SDCLK High to FLAG ₁₁₋₀ OUT Enable	-4.0		ns
t _{DFOD}	SDCLK High to FLAG ₁₁₋₀ OUT Disable		-1.75	ns

NOTE

¹Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.



Figure 10. Flags

Memory Write-Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Parameter		Min	Max	Unit
Timing Requi	rements:			
t _{DAAK}	ACK Delay from Address ^{1, 2}		24.0 + 30 DT + W	ns
t _{DSAK}	ACK Delay from \overline{WR} Low ¹		19.5 + 24 DT + W	ns
Switching Cha	aracteristics:			
t _{DAWH}	Address, Selects to \overline{WR} Deasserted ²	29.0 + 31 DT + W		ns
t _{DAWL}	Address, Selects to \overline{WR} Low ²	3.5 + 6 DT		ns
t _{WW}	WR Pulsewidth	24.5 + 25 DT + W		ns
t _{DDWH}	Data Setup Before WR High	15.5 + 19 DT + W		ns
t _{DWHA}	Address Hold After WR Deasserted	0.0 + 1 DT + H		ns
t _{DATRWH}	Data Disable After WR Deasserted ³	1.0 + 1 DT + H	4.0 + 1 DT + H	ns
t _{WWR}	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{WR}}$, $\overline{\mathrm{RD}}$ Low	4.5 + 7 DT + H		ns
t _{WRDGL}	WR High to DMAGx Low	11.0 + 13 DT + H		ns
t _{DDWR}	Data Disable Before \overline{WR} or \overline{RD} Low	3.5 + 6 DT + I		ns
t _{WDE}	WR Low to Data Enabled	4.5 + 6 DT		ns

W = (number of wait states specified in WAIT register) \times t_{CK}.

 $H = t_{CK}$ (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$ (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

NOTES

¹ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t_{DAAK} or t_{DSAK} or synchronous specification t_{SACKC} for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t_{SACKC} and t_{HACKC} must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

²The falling edge of $\overline{\text{MS}}x$, $\overline{\text{SW}}$, and $\overline{\text{BMS}}$ is referenced.

³See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 12. Memory Write-Bus Master

Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave ADSP-21065L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-21065L, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21065L must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Parameter		Min	Max	Unit
Timing Requirements:				
t _{SSDATI}	Data Setup Before CLKIN	0.25 + 2 DT		ns
t _{HSDATI}	Data Hold After CLKIN	4.0 - 2 DT		ns
t _{DAAK}	ACK Delay After Address, MSx, SW, BMS ^{1, 2}		24.0 + 30 DT + W	ns
t _{SACKC}	ACK Setup Before CLKIN ¹	2.75 + 4 DT		ns
t _{HACK}	ACK Hold After CLKIN	2.0 – 4 DT		ns
Switching Cl	haracteristics:			
t _{DADRO}	Address, $\overline{\text{MS}}$ x, $\overline{\text{BMS}}$, $\overline{\text{SW}}$ Delay After CLKIN ¹		7.0 - 2 DT	ns
t _{HADRO}	Address, MSx, BMS, SW Hold After CLKIN	0.5 - 2 DT		ns
t _{DRDO}	RD High Delay After CLKIN	0.5 - 2 DT	6.0 - 2 DT	ns
t _{DWRO}	WR High Delay After CLKIN	0.0 – 3 DT	6.0 – 3 DT	ns
t _{DRWL}	RD/WR Low Delay After CLKIN	7.5 + 4 DT	11.75 + 4 DT	ns
t _{DDATO}	Data Delay After CLKIN		22.0 + 10 DT	ns
t _{DATTR}	Data Disable After CLKIN ³	1.0 - 2 DT	7.0 - 2 DT	ns
t _{DBM}	BMSTR Delay After CLKIN		3.0	ns
t _{HBM}	BMSTR Hold After CLKIN	-4.0		ns

W = (number of wait states specified in WAIT register) \times $t_{CK}.$

NOTES

¹Data Hold: User must meet t_{HDA} or t_{HDRH} or synchronous specification t_{HDATI} . See system hold time calculation under test conditions for the calculation of hold times given capacitive and dc loads.

²ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t_{DAAK} or t_{DSAK} or synchronous specification t_{SACKC} for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications t_{SACKC} and t_{HACKC} must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

³See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 13. Synchronous Read/Write-Bus Master



Figure 15. Multiprocessor Bus Request and Host Bus Request

Three-State Timing-Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the SBTS pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the SBTS pin.

Parameter		Min	Max	Unit
Timing Requir	ements:			
t _{STSCK}	SBTS Setup Before CLKIN	7.0 + 8 DT		ns
t _{HTSCK}	SBTS Hold Before CLKIN		1.0 + 8 DT	ns
Switching Cha	racteristics:			
t _{MIENA}	Address/Select Enable After CLKIN	1.0 – 2 DT		ns
t _{MIENS}	Strobes Enable After CLKIN ¹	-0.5 - 2 DT		ns
t _{MIENHG}	HBG Enable After CLKIN	2.0 – 2 DT		ns
t _{MITRA}	Address/Select Disable After CLKIN		3.0 – 4 DT	ns
t _{MITRS}	Strobes Disable After CLKIN ¹		4.0 - 4 DT	ns
t _{MITRHG}	HBG Disable After CLKIN		5.5 – 4 DT	ns
t _{DATEN}	Data Enable After CLKIN ²	10.0 + 5 DT		ns
t _{DATTR}	Data Disable After CLKIN ²	1.0 – 2 DT	7.0 – 2 DT	ns
t _{ACKEN}	ACK Enable After CLKIN ²	7.5 + 4 DT		ns
t _{ACKTR}	ACK Disable After CLKIN ²	1.0 – 2 DT	6.0 – 2 DT	ns
t _{MTRHBG}	Memory Interface Disable Before HBG Low ³	2.0 + 2 DT		ns
t _{MENHBG}	Memory Interface Enable After HBG High ³	15.75 + DT		ns

NOTES

¹Strobes = \overline{RD} , \overline{WR} , \overline{SW} , \overline{DMAG} .

²In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write. ³Memory Interface = Address, \overline{RD} , \overline{WR} , \overline{MSx} , \overline{SW} , \overline{DMAGx} , \overline{BMS} (in EPROM boot mode).



MEMORY INTERFACE = ADDRESS, RD, WR, MSx, SW, DMAGx. BMS (IN EPROM BOOT MODE)

Figure 17. Three-State Timing

DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode, \overline{DMAG} controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR₂₃₋₀, \overline{RD} , \overline{WR} , \overline{SW} , \overline{MS}_{3-0} , ACK, and \overline{DMAG} signals. External mode cannot be used for transfers with SDRAM. For Paced Master mode, the data transfer is controlled by ADDR₂₃₋₀, \overline{RD} , \overline{WR} , \overline{MS}_{3-0} , and ACK (not \overline{DMAG}). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR₂₃₋₀, \overline{RD} , \overline{WR} , \overline{MS}_{3-0} , \overline{SW} , DATA₃₁₋₀, and ACK also apply.

Parameter		Min	Max	Unit
Timing Require	ments:			
t _{SDRLC}	DMARx Low Setup Before CLKIN ¹	5.0		ns
t _{SDRHC}	DMARx High Setup Before CLKIN ¹	5.0		ns
t _{WDR}	DMARx Width Low (Nonsynchronous)	6.0		ns
t _{SDATDGL}	Data Setup After DMAGx Low ²		15.0 + 20 DT	ns
t _{HDATIDG}	Data Hold After DMAGx High	0.0		ns
t _{DATDRH}	Data Valid After DMARx High ²		25.0 + 14 DT	ns
t _{DMARLL}	DMARx Low Edge to Low Edge	18.0 + 14 DT		ns
t _{DMARH}	DMARx Width High	6.0		ns
Switching Char	racteristics:			
t _{DDGL}	DMAGx Low Delay After CLKIN	14.0 + 10 DT	20.0 + 10 DT	ns
t _{WDGH}	DMAGx High Width	10.0 + 12 DT + HI		ns
t _{WDGL}	DMAGx Low Width	16.0 + 20 DT		ns
t _{HDGC}	DMAGx High Delay After CLKIN	0.0 - 2 DT	6.0 – 2 DT	ns
t _{DADGH}	Address Select Valid to DMAGx High	28.0 + 16 DT		ns
t _{DDGHA}	Address Select Hold After DMAGx High	-1.0		ns
t _{VDATDGH}	Data Valid Before DMAGx High ³	16.0 + 20 DT		ns
t _{DATRDGH}	Data Disable After DMAGx High ⁴	0.0	4.0	ns
t _{DGWRL}	WR Low Before DMAGx Low	5.0 + 6 DT	8.0 + 6 DT	ns
t _{DGWRH}	DMAGx Low Before WR High	18.0 + 19 DT + W		ns
t _{DGWRR}	WR High Before DMAGx High	0.75 + 1 DT	3.0 + 1 DT	ns
t _{DGRDL}	RD Low Before DMAGx Low	5.0	8.0	ns
t _{DRDGH}	RD Low Before DMAGx High	24.0 + 26 DT + W		ns
t _{DGRDR}	RD High Before DMAGx High	0.0	2.0	ns
t _{DGWR}	DMAGx High to \overline{WR} , \overline{RD} Low	5.0 + 6 DT + HI		ns

W = (number of wait states specified in WAIT register) \times t_{CK}.

 $HI = t_{CK}$ (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

NOTES

¹Only required for recognition in the current cycle.

 $^{2}t_{\text{SDATDGL}}$ is the data setup requirement if $\overline{\text{DMAR}}$ x is not being used to hold off completion of a write. Otherwise, if $\overline{\text{DMAR}}$ x low holds off completion of the write, the data can be driven $t_{\overline{\text{DATDRH}}}$ after $\overline{\text{DMAR}}$ x is brought high.

 3 t_{VDATDGH} is valid if $\overline{\text{DMAR}}$ x is not being used to hold off completion of a read. If $\overline{\text{DMAR}}$ x is used to prolong the read, then t_{VDATDGH} = 8 + 9 DT + (n × t_{CK}) where *n* equals the number of extra cycles that the access is prolonged.

⁴See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

SDRAM Interface—Bus Master

Use these specifications for ADSP-21065L bus master accesses of SDRAM.

Parameter		Min	Max	Unit		
Timing Requirements:						
t _{SDSDK}	Data Setup Before SDCLK	2.0		ns		
t _{HDSDK}	Data Hold After SDCLK	1.25		ns		
Switching Ch	paracteristics:					
t _{DSDK1}	First SDCLK Rise Delay After CLKIN	9.0 + 6 DT	12.75 + 6 DT	ns		
t _{DSDK2}	Second SDCLK Rise Delay After CLKIN	25.5 + 22 DT	29.25 + 22 DT	ns		
t _{SDK}	SDCLK Period	16.67	$t_{CK}/2$	ns		
t _{SDKH}	SDCLK Width High	7.5 + 8 DT		ns		
t _{SDKL}	SDCLK Width Low	6.5 + 8 DT		ns		
t _{DCADSDK}	Command, Address, Data, Delay After SDCLK ¹		10.0 + 5 DT	ns		
t _{HCADSDK}	Command, Address, Data, Hold After SDCLK ¹	4.5 + 5 DT		ns		
t _{SDTRSDK}	Data Three-State After SDCLK		9.5 + 5 DT	ns		
t _{SDENSDK}	Data Enable After SDCLK ²	6.0 + 5 DT		ns		
t _{SDCTR}	SDCLK, Command Three-State After CLKIN ¹	5.0 + 3 DT	9.75 + 3 DT	ns		
t _{SDCEN}	SDCLK, Command Enable After CLKIN ¹	5.0 + 2 DT	10.0 + 2 DT	ns		
t _{SDATR}	Address Three-State After CLKIN	-1.0 - 4 DT	3.0 – 4 DT	ns		
t _{SDAEN}	Address Enable After CLKIN	1.0 – 2 DT	7.0 - 2 DT	ns		

NOTES

¹Command = SDCKE, $\overline{MS}x$, \overline{RAS} , \overline{CAS} , \overline{SDWE} , DQM, and SDA10.

 2 SDRAM controller adds one SDRAM CLK three-stated cycle delay (t_{CK}/2) on a Read followed by a Write.

SDRAM Interface—Bus Slave

These timing requirements allow a bus slave to sample the bus master's SDRAM command and detect when a refresh occurs.

Parameter		Min	Max	Unit	
Timing Requ	irements:				
t _{SSDKC1}	First SDCLK Rise After CLKIN	6.50 + 16 DT	17.5 + 16 DT	ns	
t _{SSDKC2}	Second SDCLK Rise After CLKIN	23.25	34.25	ns	
t _{SCSDK}	Command Setup Before SDCLK*	0.0		ns	
t _{HCSDK}	Command Hold After SDCLK*	2.0		ns	

NOTE

*Command = SDCKE, \overline{RAS} , \overline{CAS} , and \overline{SDWE} .



NOTES ¹COMMAND = SDCKE, \overline{MS}_X , \overline{RAS} , \overline{CAS} , \overline{SDWE} , DQM, AND SDA10. ²SDRAM CONTROLLER ADDS ONE SDRAM CLK THREE-STATED CYCLE DELAY (t_{CK} /2) ON A READ FOLLOWED BY A WRITE.

Figure 19. SDRAM Interface

Serial Ports

Parameter		Min	Max	Unit	
External Clock					
Timing Requirem	ents:				
t _{SFSE}	TFS/RFS Setup Before TCLK/RCLK ¹ 4.0				
t _{HFSE}	TFS/RFS Hold After TCLK/RCLK ¹	4.0		ns	
t _{SDRE}	Receive Data Setup Before RCLK ¹	1.5		ns	
t _{HDRE}	Receive Data Hold After RCLK ¹	4.0		ns	
t _{SCLKW}	TCLK/RCLK Width	9.0		ns	
t _{SCLK}	TCLK/RCLK Period	t _{CK}		ns	
Internal Clock					
Timing Requirem	ents:				
t _{SFSI}	TFS Setup Before TCLK ² ; RFS Setup Before RCLK ¹	8.0		ns	
t _{HFSI}	TFS/RFS Hold After TCLK/RCLK ¹	1.0		ns	
t _{SDRI}	Receive Data Setup Before RCLK ¹	3.0		ns	
t _{HDRI}	Receive Data Hold After RCLK ¹	3.0		ns	
External or Int	ernal Clock				
Switching Charac	eteristics:				
t _{DFSE}	RFS Delay After RCLK (Internally Generated RFS) ²		13.0	ns	
t _{HOFSE}	RFS Hold After RCLK (Internally Generated RFS) ²	3.0		ns	
External Clock					
Switching Charac	cteristics:				
t _{DFSE}	TFS Delay After TCLK (Internally Generated TFS) ²		13.0	ns	
t _{HOFSE}	TFS Hold After TCLK (Internally Generated TFS) ²	3.0		ns	
t _{DDTE}	Transmit Data Delay After TCLK ²		12.5	ns	
t _{HDTE}	Transmit Data Hold After TCLK ²	4.0		ns	
Internal Clock					
Switching Charac	steristics:				
t _{DFSI}	TFS Delay After TCLK (Internally Generated TFS) ²		4.5	ns	
t _{HOFSI}	TFS Hold After TCLK (Internally Generated TFS) ²	-1.5		ns	
t _{DDTI}	Transmit Data Delay After TCLK ²		7.5	ns	
t _{HDTI}	Transmit Data Hold After TCLK ²	0.0		ns	
t _{SCLKIW}	TCLK/RCLK Width	$(t_{SCLK}/2) - 2.5$	$(t_{SCLK}/2) + 2.5$	ns	
Enable and Th	ree-State				
Switching Charac	eteristics:				
t _{DTENE}	Data Enable from External TCLK ²	5.0		ns	
t _{DDTTE}	Data Disable from External RCLK ²		10.0	ns	
t _{DTENI}	Data Enable from Internal TCLK ²	0.0		ns	
t _{DDTTI}	Data Disable from Internal I CLK ²		3.0	ns	
t _{DCLK}	I CLK/RCLK Delay from CLKIN		18.0 + 6 D I	ns	
t _{DPTR}	SPORT Disable After CLKIN		14.0	ns	
External Late I	Frame Sync				
t _{DDTLFSE}	Data Delay from Late External TFS or External RFS				
	with MCE = 1, MFD = $0^{-3, 4}$		10.5	ns	
t _{DTENLFSE}	Data Enable from late FS or MCE = 1, MFD = $0^{3, 4}$	3.5		ns	
t _{DDTLSCK}	Data Delay from TCLK/RCLK for Late External		10.0		
	1 FS or External RFS with MCE = 1, MFD = $0^{-3, 4}$		12.0	ns	
U TENLSCK	Data Enable from KULK/ I ULK for Late External FS or $MCE = 1$, MED = $0^{3/4}$	4.5			
	$MCE = 1, MFD = 0^{\circ}$	4.0		IIS	

NOTES

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup-and-hold, 2) data delay and data setup-and-hold, and 3) SCLK width.

¹Referenced to sample edge.

²Referenced to drive edge.

³MCE = 1, TFS enable and TFS valid follow t_{DDTENFS} and t_{DDTLFSE}. ⁴If external RFS/TFS setup to RCLK/TCLK > t_{SCLK}/2 then t_{DDTLSCK} and t_{DTENLSCK} apply; otherwise t_{DDTLFSE} and t_{DTENLFS} apply. *Word selected timing for I²S mode is the same as TFS/RFS timing (normal framing only).

OUTPUT DRIVE CURRENT



Figure 24. Typical Drive Currents

TEST CONDITIONS

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_L and the load current, I_L . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times \Delta V}{I_L}$$

The output disable time t_{DIS} is the difference between $t_{MEASURED}$ and t_{DECAY} as shown in Figure 26. The time $t_{MEASURED}$ is the interval from when the reference signal switches to when the output voltage decays ΔV from the measured output high or output low voltage. t_{DECAY} is calculated with test loads C_L and I_L , and with ΔV equal to 0.5 V.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time t_{ENA} is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose ΔV to be the difference between the ADSP-21065L's output voltage and the input threshold for the device requiring the hold time. A typical ΔV will be 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i.e., t_{DATRWH} for the write cycle).





Figure 26. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins. The delay and hold specifications given should be derated by a factor of 1.8 ns/50 pF for loads other than the nominal value of 50 pF. Figure 28 and Figure 29 show how output rise time varies with capacitance. Figure 30 shows graphically how output delays and hold vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable time under Test Conditions.) The graphs of Figure 28, Figure 29, and Figure 30 may not be linear outside the ranges shown.



Figure 28. Typical Rise and Fall Time (10%–90% V_{DD})



Figure 29. Typical Rise and Fall Time (0.8 V–2.0 V)



Figure 30. Typical Output Delay or Hold

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VDD	42		05	VDD	107	DATA20	160	100017
1	PESO	43	CAS SDWE	85		127	DATA20	170	ADDR17
2	CND	44		00	DATAS	120	CND	170	ADDR10
5	BCLKO	45		01	DATA4	129	UND	171	ADDRIJ
5	DROA	40	SDCKE	80	GND	130	VDD	172	
5	DROR	18	SDA10	00	DATA6	131		174	ADDR14
7	TES0	40	GND	01	DATA7	132	DATA31	174	ADDR12
8	TCIKO	50	DMAG1	02	DATAS	134	FLAG7	176	VDD
0	VDD	51	\overline{DMAG}_{2}	03	VDD	135	GND	170	GND
9	GND	52	HRG	95	GND	135	ELAG6	178	
10	DTOA	53	PMSTP	05	VDD	130	FLAG5	170	ADDR10
11	DTOR	55		95		120	FLAGJ FLAG4	19	
12	DIUD	55	$\frac{\sqrt{DD}}{CS}$	90	DATA9	120	FLAG4 CND	100	GND
13	CND	55	CS SPTS	97	DATAIU	140	UND	101	VDD
14		50	CND	90	CND	140		102	
15		50		100	GND DATA12	141	VDD NC	100	ADDRo
10		50		100	DATA12	142	ID1	104	
10	DRID TES1	59		101	NC	145		105	CND
10	TOLVI	61	UND	102	NC	144		100	GND
20	VDD	62	CND	105	NC DATA14	145	TDO	107	
20		62	DEDV	104		140		100	
21		64	KED I	105	GND	147		109	ADDR4
22	DTIR	65	$\frac{3W}{CPA}$	100	DATA15	140		190	ADDK5
23	DIID DWM EVENTT1	66		107	DATAIS	149	CND	102	VDD
24	FWM_EVENTI CND	67	VDD	100	DATA10	150	TCK	192	
25	DWM EVENTO	69	CND	1109		151	DSEI	195	ADDR2
20	$\frac{PWM}{PD1}$	60	ACK	110		152	DOLL	194	
21		70	ACK MS0	111	DATA10	155	CND	195	GND
20	DK2 VDD	70	MS0 MS1	112	DATA19	154	GND	190	GND FLACO
29			CND	113	CND	155		100	FLAGU
20 21	VTAI	72	GND	114	GND NC	150	VDD DESET	198	FLAGI
20	VDD	74	MS2	115	NC DATA21	157	VDD	200	VDD
22		74		110	DATA21	150		200	
21	SDCL V1	76	MS5 FLAC11	117	DATA22	160		201	FLAG5
25	GND	70	VDD	110	GND	161		202	NC
26	UND	70		120		162	ADDR22	205	
20 27	NDD SDCLK0	70	FLAGIU	120		162	ADDK21 VDD	204	
20	DMAP1	19	FLAG9	121	DATA24	164		205	
20	DMAR2	00	CND	122	DATA23	165		200	
39 40		01		123	UATA20	100		207	NC
40		02	DATAU	124	GND	167	CND	200	NC
41		0.0	DATAI	120	GND DATA27	10/			
42	каз	84	DATAZ	126	DATAZI	108	GND		

208-LEAD MQFP PIN CONFIGURATION