

Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

### Details

E·XFl

Product Status	Obsolete
Туре	Floating Point
Interface	Host Interface, Serial Port
Clock Rate	60MHz
Non-Volatile Memory	External
On-Chip RAM	64kB
Voltage - I/O	3.30V
Voltage - Core	3.30V
Operating Temperature	0°C ~ 85°C (TC)
Mounting Type	Surface Mount
Package / Case	196-BGA, CSPBGA
Supplier Device Package	196-CSPBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21065lkca-264

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# ADSP-21065L\* PRODUCT PAGE QUICK LINKS

Last Content Update: 04/08/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### DOCUMENTATION

### **Application Notes**

- + EE-103: Performing Level Conversion Between 5v and 3.3v  $\rm IC's$
- EE-104: Setting Up Streams with the VisualDSP Debugger
- EE-107: ADSP-21065L EPROM Booting
- EE-109: ADSP2106x : Using 2106x SPORT's as Timers
- EE-110: A Quick Primer on ELF and DWARF File Formats
- EE-112: Class Implementation in Analog C++
- EE-116: SHARC Shortword DMA
- EE-127: The ADSP-21065L On-chip SDRAM Controller
- EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
- EE-132: Placing C Code and Data Modules in SHARC memory using VisualDSP++™
- EE-141: Benchmarking C Code on the ADSP-2106x and the ADSP-2116x Family of DSPs
- EE-159: Initializing DSP System & Control Registers From C and C++
- EE-166: ADSP-2106x EPROM Overlay Support with VisualDSP++ 2.0
- EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users
- EE-191: Implementing a Glueless UART Using The SHARC<sup>®</sup> DSP SPORTs
- EE-202: Using the Expert Linker for Multiprocessor LDFs
- EE-219: Connecting Character LCD Panels to ADSP-21262 SHARC® DSPs
- EE-244: Interfacing Gated Clocks to ADSP-21065L SHARC<sup>®</sup> Processors
- EE-247: Interfacing AD7676 ADCs to ADSP-21065L SHARC<sup>®</sup> Processors
- EE-253: Power Bypass Decoupling of SHARC<sup>®</sup> Processors
- EE-261: Understanding Jitter Requirements of PLL-Based Processors
- EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC<sup>®</sup> Processors
- EE-273: Using the VisualDSP++ Command-Line Installer
- EE-280: In-Circuit Flash Programming on ADSP-2106x SHARC<sup>®</sup> Processors
- EE-285: Migrating from ADSP-21065L to ADSP-21375 SHARC<sup>®</sup> Processors

Pin	Туре	Function
HBR	I/A	<b>Host Bus Request.</b> Must be asserted by a host processor to request control of the ADSP-21065L's external bus. When $\overline{\text{HBR}}$ is asserted in a multiprocessing system, the ADSP-21065L that is bus master will relinquish the bus and assert $\overline{\text{HBG}}$ . To relinquish the bus, the ADSP-21065L places the address, data, select, and strobe lines in a high impedance state. It does, however, continue to drive the SDRAM control pins. $\overline{\text{HBR}}$ has priority over all ADSP-21065L bus requests ( $\overline{\text{BR}}_{2-1}$ ) in a multiprocessor system.
HBG	I/O	<b>Host Bus Grant</b> . Acknowledges an $\overline{\text{HBR}}$ bus request, indicating that the host processor may take control of the external bus. $\overline{\text{HBG}}$ is asserted by the ADSP-21065L until $\overline{\text{HBR}}$ is released. In a multiprocessor system, $\overline{\text{HBG}}$ is output by the ADSP-21065L bus master.
$\overline{\text{CS}}$	I/A	Chip Select. Asserted by host processor to select the ADSP-21065L.
REDY (O/D)	0	<b>Host Bus Acknowledge.</b> The ADSP-21065L deasserts REDY to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{CS}$ and $\overline{HBR}$ inputs are asserted.
$\overline{\text{DMAR}}_1$	I/A	DMA Request 1 (DMA Channel 9).
$\overline{\text{DMAR}}_2$	I/A	DMA Request 2 (DMA Channel 8).
$\overline{\text{DMAG}}_1$	O/T	DMA Grant 1 (DMA Channel 9).
$\overline{\text{DMAG}}_2$	O/T	DMA Grant 2 (DMA Channel 8).
$\overline{\mathrm{BR}}_{2-1}$	I/O/S	<b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-21065Ls to arbitrate for bus mastership. An ADSP-21065L drives its own $\overline{BRx}$ line (corresponding to the value of its $ID_{2-0}$ inputs) only and monitors all others. In a uniprocessor system, tie both $\overline{BRx}$ pins to VDD.
ID <sub>1-0</sub>	I	<b>Multiprocessing ID.</b> Determines which multiprocessor bus request $(\overline{BR}_1 - \overline{BR}_2)$ is used by ADSP-21065L. ID = 01 corresponds to $\overline{BR}_1$ , ID = 10 corresponds to $\overline{BR}_2$ . ID = 00 in single-processor systems. These lines are a system configuration selection which should be hard-wired or changed only at reset.
CPA (O/D)	I/O	<b>Core Priority Access.</b> Asserting its $\overline{CPA}$ pin allows the core processor of an ADSP-21065L bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{CPA}$ is an open drain output that is connected to both ADSP-21065Ls in the system. The $\overline{CPA}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, leave the $\overline{CPA}$ pin unconnected.
DTxX	0	<b>Data Transmit</b> (Serial Ports 0, 1; Channels A, B). Each DTxX pin has a 50 k $\Omega$ internal pull- up resistor.
DRxX	I	<b>Data Receive</b> (Serial Ports 0, 1; Channels A, B). Each DRxX pin has a 50 k $\Omega$ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock</b> (Serial Ports 0, 1). Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	<b>Receive Clock</b> (Serial Ports 0, 1). Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).
BSEL	I	<b>EPROM Boot Select.</b> When BSEL is high, the ADSP-21065L is configured for booting from an 8-bit EPROM. When BSEL is low, the BSEL and $\overline{BMS}$ inputs determine booting mode. See $\overline{BMS}$ for details. This signal is a system configuration selection which should be hardwired.

Pin	Туре	Function
SDA10	O/T	<b>SDRAM A10 Pin.</b> Enables applications to refresh an SDRAM in parallel with a host access.
XTAL	0	<b>Crystal Oscillator Terminal.</b> Used in conjunction with CLKIN to enable the ADSP-21065L's internal clock generator or to disable it to use an external clock source. See CLKIN.
PWM_EVENT <sub>1-0</sub>	I/O/A	<b>PWM Output/Event Capture.</b> In PWMOUT mode, is an output pin and functions as a timer counter. In WIDTH_CNT mode, is an input pin and functions as a pulse counter/event capture.
VDD	Р	Power Supply; nominally +3.3 V dc. (33 pins)
GND	G	Power Supply Return. (37 pins)
NC		<b>Do Not Connect.</b> Reserved pins that must be left open and unconnected. (7 pins)

### **CLOCK SIGNALS**

The ADSP-21065L can use an external clock or a crystal. See CLKIN pin description. You can configure the ADSP-21065L to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. You can use either a crystal operating in the fundamental mode or a crystal operating at an overtone. Figure 4 shows the component connections used for a crystal operating in fundamental mode, and Figure 5 shows the component connections used for a crystal operating at an overtone.



Figure 4. 30 MHz Operation (Fundamental Mode Crystal)



Figure 5. 30 MHz Operation (3rd Overtone Crystal)

### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO,  $\overline{EMU}$  and GND signals be made accessible on the target system via a 14-pin connector (a 2 row x 7 pin strip header) such as that shown in Figure 6. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you, intend to use the ADSP-2106x EZ-ICE.

The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pins should be limited to 15 inches maximum for guaranteed operation. This restriction on length must include EZ-ICE JTAG signals, which are routed to one or more 2106x devices or to a combination of 2106xs and other JTAG devices on the chain.

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—you must remove Pin 3 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.



Figure 6. Target Board Connector for ADSP-2106x EZ-ICE (JTAG Header)

## ADSP-21065L—SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS

		Test	CC	Frade	K Gı	rade	
Paramete	r	Conditions	Min	Max	Min	Max	Unit
V <sub>DD</sub> T <sub>CASE</sub>	Supply Voltage Case Operating Temperature		3.13 -40	3.60 +100	3.13 0	3.60 +85	V °C
$\overline{\begin{matrix} V_{IH} \\ V_{IL1} \\ V_{IL2} \end{matrix}}$	High Level Input Voltage Low Level Input Voltage <sup>1</sup> Low Level Input Voltage <sup>2</sup>		2.0 -0.5 -0.5	V <sub>DD</sub> + 0.5 0.8 0.7	2.0 -0.5 -0.5	V <sub>DD</sub> + 0.5 0.8 0.7	V V V

NOTE

See Environmental Conditions for information on thermal specifications.

### ELECTRICAL CHARACTERISTICS

			C and	K Grades	
Parameter		Test Conditions	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>3</sup>	(a) $V_{DD}$ = min, $I_{OH}$ = -2.0 mA <sup>4</sup>	2.4		V
VOL	Low Level Output Voltage <sup>3</sup>	@ $V_{DD}$ = min, $I_{OL}$ = 4.0 mA <sup>4</sup>		0.4	V
$I_{\rm IH}$	High Level Input Current <sup>5</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μΑ
I <sub>IL</sub>	Low Level Input Current <sup>5</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		10	μA
I <sub>ILP</sub>	Low Level Input Current <sup>6</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		150	μΑ
I <sub>OZH</sub>	Three-State Leakage Current <sup>7, 8, 9, 10</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA
I <sub>OZL</sub>	Three-State Leakage Current <sup>7</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		8	μA
I <sub>OZLS</sub>	Three-State Leakage Current <sup>8</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		150	μΑ
I <sub>OZLA</sub>	Three-State Leakage Current <sup>11</sup>	$@V_{DD} = max, V_{IN} = 1.5 V$		350	μA
I <sub>OZLAR</sub>	Three-State Leakage Current <sup>10</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		4	mA
I <sub>OZLC</sub>	Three-State Leakage Current <sup>9</sup>	@ V <sub>DD</sub> = max, V <sub>IN</sub> = 0 V		1.5	mA
C <sub>IN</sub>	Input Capacitance <sup>12, 13</sup>	$f_{IN} = 1$ MHz, $T_{CASE} = 25^{\circ}C$ , $V_{IN} = 2.5$ V		8	pF

NOTES

<sup>1</sup>Applies to input and bidirectional pins: DATA<sub>31-0</sub>, ADDR<sub>23-0</sub>, BSEL, <u>RD</u>, <u>WR</u>, <u>SW</u>, ACK, <u>SBTS</u>, <u>IRQ</u><sub>2-0</sub>, FLAG<sub>11-0</sub>, <u>HBG</u>, <u>CS</u>, <u>DMAR1</u>, <u>DMAR2</u>, <u>BR</u><sub>2-1</sub>, <u>ID</u><sub>2-0</sub>, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, BMS, TMS, TDI, TCK, HBR, DR0A, DR1A, DR0B, DR1B, TCLK0, TCLK1, RCLK0, RCLK1, RESET, TRST, PWM\_EVENT0, PWM\_EVENT1, RAS, CAS, SDWE, SDCKE.

<sup>2</sup>Applies to input pin CLKIN.

<sup>3</sup> Applies to output and bidirectional pins: DATA<sub>31-0</sub>, ADDR<sub>23-0</sub>, MS<sub>3-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , ACK, FLAG<sub>11-0</sub>,  $\overline{\text{HBG}}$ , REDY,  $\overline{\text{DMAG1}}$ ,  $\overline{\text{DMAG2}}$ ,  $\overline{\text{BR}}_{2-1}$ ,  $\overline{\text{CPA}}$ , TCLK0,  $\underline{\text{TCLK1}}$ , RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, DT0A, DT1A, DT0B, DT1B, XTAL,  $\overline{\text{BMS}}$ , TD0,  $\overline{\text{EMU}}$ , BMSTR, PWM\_EVENT0, PWM\_EVENT1, RAS, CAS, DQM, SDWE, SDCLK0, SDCLK1, SDCKE, SDA10.

<sup>4</sup>See Output Drive Currents for typical drive current capabilities.

<sup>5</sup>Applies to input pins: ACK, SBTS, IRQ<sub>2-0</sub>, HBR, CS, DMARI, DMAR2, ID<sub>1-0</sub>, BSEL, CLKIN, RESET, TCK (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when  $ID_{1-0} = 01$  and another ADSP-21065L is not requesting bus mastership.)

<sup>6</sup>Applies to input pins with internal pull-ups: DR0A, DR1A, DR0B, DR1B, TRST, TMS, TDI.

<sup>7</sup>Applies to three-statable pins:  $DATA_{31-0}$ ,  $ADDR_{23-0}$ ,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , ACK, FLAG<sub>11-0</sub>, REDY,  $\overline{HBG}$ ,  $\overline{DMAG}_1$ ,  $\overline{DMAG}_2$ ,  $\overline{BMS}$ , TDO,  $\overline{RAS}$ ,  $\overline{CAS}$ , DQM,  $\overline{SDWE}$ , SDCLK0, SDCLK1,  $\overline{SDCKE}$ , SDA10, and  $\overline{EMU}$  (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID<sub>1-0</sub> =

01 and another ADSP-21065L is not requesting bus mastership).

<sup>8</sup>Applies to three-statable pins with internal pull-ups: DT0A, DT1A, DT0B, DT1B, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>9</sup>Applies to  $\overline{CPA}$  pin.

<sup>10</sup>Applies to ACK pin when pulled up.

<sup>11</sup>Applies to ACK pin when keeper latch enabled.

<sup>12</sup>Guaranteed but not tested.

<sup>13</sup>Applies to all signal pins.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage	-0.3 V to +4.6 V
Input Voltage	V to $V_{DD}$ + 0.5 V
Output Voltage Swing0.5 V	$V$ to $V_{DD}$ + 0.5 V
Load Capacitance	$\dots \dots 200 \text{ pF}$
Junction Temperature Under Bias	130°C

Storage Temperature Range .	$\dots \dots \dots -65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (5 seconds)	280°C

\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ESD SENSITIVITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-21065L features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

#### (O/D) = Open Drain (A/D) = Active Drive

		66 N	MHz	60 N	ИНz	
Parameter		Min	Max	Min	Max	Unit
Clock Ing	out					
Timing Re	quirements:					
t <sub>CK</sub>	CLKIN Period	30.00	100	33.33	100	ns
t <sub>CKL</sub>	CLKIN Width Low	7.0		7.0		ns
t <sub>CKH</sub>	CLKIN Width High	5.0		5.0		ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V-2.0 V)		3.0		3.0	ns



Figure 7. Clock Input

Parameter		Min	Max	Unit
Reset Timing Requi	rements:			
t <sub>WRST</sub> t <sub>SRST</sub>	RESET Pulsewidth Low <sup>1</sup> RESET Setup Before CLKIN High <sup>2</sup>	2 t <sub>CK</sub> 23.5 +	24 DT t <sub>CK</sub>	ns ns

NOTES

<sup>1</sup>Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 3000 CLKIN cycles while  $\overline{\text{RESET}}$  is low, assuming stable V<sub>DD</sub> and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.



Figure 8. Reset

Paramet	ter	Min	Max	Unit
Interrup Timing R	ots Lequirements:			
t <sub>SIR</sub>	IRQ2-0 Setup Before CLKIN High or Low <sup>1</sup>	11.0 + 12 D	Г	ns
t <sub>HIR</sub>	IRQ2-0 Hold Before CLKIN High or Low <sup>1</sup>		0.0 + 12  DT	ns
t <sub>IPW</sub>	IRQ2-0 Pulsewidth <sup>2</sup>	$2.0 + t_{CK}/2$		ns

NOTES

<sup>1</sup>Only required for  $\overline{IRQ}x$  recognition in the following cycle.

 $^2\mbox{Applies}$  only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.

#### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Parameter		Min	Max	Unit
Timing Requ	urements:			
t <sub>DAD</sub>	Address, Selects Delay to Data Valid <sup>1, 2</sup>		28.0 + 32 DT + W	ns
t <sub>DRLD</sub>	$\overline{RD}$ Low to Data Valid <sup>1</sup>		24.0 + 26 DT + W	ns
t <sub>HDA</sub>	Data Hold from Address Selects <sup>3</sup>	0.0		ns
t <sub>HDRH</sub>	Data Hold from $\overline{\text{RD}}$ High <sup>3</sup>	0.0		ns
t <sub>DAAK</sub>	ACK Delay from Address, Selects <sup>2, 3</sup>		24.0 + 30 DT + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{\text{RD}}$ Low <sup>3</sup>		19.5 + 24 DT + W	ns
Switching C	haracteristics:			
t <sub>DRHA</sub>	Address, Selects Hold After $\overline{\text{RD}}$ High	-1.0 + H		ns
t <sub>DARL</sub>	Address, Selects to $\overline{\text{RD}}$ Low <sup>2</sup>	3.0 + 6 DT		ns
t <sub>RW</sub>	RD Pulsewidth	25.0 + 26 DT	+ W	ns
t <sub>RWR</sub>	$\overline{\text{RD}}$ High to $\overline{\text{WR}}$ , $\overline{\text{RD}}$ Low	4.5 + 6 DT + 1	HI	ns
t <sub>RDGL</sub>	$\overline{\text{RD}}$ High to $\overline{\text{DMAG}}$ x Low	11.0 +12 DT +	- HI	ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

H =  $t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

NOTES

<sup>1</sup>Data Delay/Setup: User must meet t<sub>DAD</sub> or to t<sub>DRLD</sub> or synchronous specification t<sub>SSDATI</sub>.

<sup>2</sup>The falling edge of  $\overline{\text{MS}}x$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{BMS}}$ , are referenced.

<sup>3</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications  $t_{SACKC}$  and  $t_{HACKC}$  must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).



Figure 11. Memory Read-Bus Master

#### Memory Write-Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Parameter		Min	Max	Unit
Timing Requi	rements:			
t <sub>DAAK</sub>	ACK Delay from Address <sup>1, 2</sup>		24.0 + 30 DT + W	ns
t <sub>DSAK</sub>	ACK Delay from $\overline{WR}$ Low <sup>1</sup>		19.5 + 24 DT + W	ns
Switching Cha	aracteristics:			
t <sub>DAWH</sub>	Address, Selects to $\overline{WR}$ Deasserted <sup>2</sup>	29.0 + 31 DT + W		ns
t <sub>DAWL</sub>	Address, Selects to $\overline{WR}$ Low <sup>2</sup>	3.5 + 6 DT		ns
t <sub>WW</sub>	WR Pulsewidth	24.5 + 25 DT + W		ns
t <sub>DDWH</sub>	Data Setup Before WR High	15.5 + 19 DT + W		ns
t <sub>DWHA</sub>	Address Hold After WR Deasserted	0.0 + 1 DT + H		ns
t <sub>DATRWH</sub>	Data Disable After WR Deasserted <sup>3</sup>	1.0 + 1 DT + H	4.0 + 1 DT + H	ns
t <sub>WWR</sub>	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{WR}}$ , $\overline{\mathrm{RD}}$ Low	4.5 + 7 DT + H		ns
t <sub>WRDGL</sub>	WR High to DMAGx Low	11.0 + 13 DT + H		ns
t <sub>DDWR</sub>	Data Disable Before $\overline{WR}$ or $\overline{RD}$ Low	3.5 + 6 DT + I		ns
t <sub>WDE</sub>	WR Low to Data Enabled	4.5 + 6 DT		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

NOTES

<sup>1</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications  $t_{SACKC}$  and  $t_{HACKC}$  must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

<sup>2</sup>The falling edge of  $\overline{\text{MS}}x$ ,  $\overline{\text{SW}}$ , and  $\overline{\text{BMS}}$  is referenced.

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 12. Memory Write-Bus Master

### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN-relative timing or for accessing a slave ADSP-21065L (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-21065L, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21065L must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Parameter		Min	Max	Unit
Timing Requ	irements:			
t <sub>SSDATI</sub>	Data Setup Before CLKIN	0.25 + 2 DT		ns
t <sub>HSDATI</sub>	Data Hold After CLKIN	4.0 - 2  DT		ns
t <sub>DAAK</sub>	ACK Delay After Address, MSx, SW, BMS <sup>1, 2</sup>		24.0 + 30 DT + W	ns
t <sub>SACKC</sub>	ACK Setup Before CLKIN <sup>1</sup>	2.75 + 4 DT		ns
t <sub>HACK</sub>	ACK Hold After CLKIN	2.0 – 4 DT		ns
Switching Cl	haracteristics:			
t <sub>DADRO</sub>	Address, $\overline{\text{MS}}$ x, $\overline{\text{BMS}}$ , $\overline{\text{SW}}$ Delay After CLKIN <sup>1</sup>		7.0 - 2  DT	ns
t <sub>HADRO</sub>	Address, MSx, BMS, SW Hold After CLKIN	0.5 - 2  DT		ns
t <sub>DRDO</sub>	RD High Delay After CLKIN	0.5 - 2  DT	6.0 - 2  DT	ns
t <sub>DWRO</sub>	WR High Delay After CLKIN	0.0 – 3 DT	6.0 – 3 DT	ns
t <sub>DRWL</sub>	RD/WR Low Delay After CLKIN	7.5 + 4 DT	11.75 + 4 DT	ns
t <sub>DDATO</sub>	Data Delay After CLKIN		22.0 + 10 DT	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>3</sup>	1.0 - 2  DT	7.0 - 2  DT	ns
t <sub>DBM</sub>	BMSTR Delay After CLKIN		3.0	ns
t <sub>HBM</sub>	BMSTR Hold After CLKIN	-4.0		ns

W = (number of wait states specified in WAIT register)  $\times$   $t_{CK}.$ 

NOTES

<sup>1</sup>Data Hold: User must meet  $t_{HDA}$  or  $t_{HDRH}$  or synchronous specification  $t_{HDATI}$ . See system hold time calculation under test conditions for the calculation of hold times given capacitive and dc loads.

<sup>2</sup>ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for wait state modes *External*, *Either*, or *Both* (*Both*, if the internal wait state is zero). For the second and subsequent cycles of a wait stated external memory access, synchronous specifications  $t_{SACKC}$  and  $t_{HACKC}$  must be met for wait state modes *External*, *Either*, or *Both* (*Both*, after internal wait states have completed).

<sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

#### Synchronous Read/Write-Bus Slave

Use these specifications for ADSP-21065L bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Parameter		Min	Max	Unit
Timing Requ	uirements:			
t <sub>SADRI</sub>	Address, SW Setup Before CLKIN	24.5 + 25 DT		ns
t <sub>HADRI</sub>	Address, SW Hold Before CLKIN		4.0 + 8 DT	ns
t <sub>SRWLI</sub>	RD/WR Low Setup Before CLKIN <sup>1</sup>	21.0 + 21 DT		ns
t <sub>HRWLI</sub>	RD/WR Low Hold After CLKIN	-2.50 - 5 DT	7.5 + 7 DT	ns
t <sub>RWHPI</sub>	RD/WR Pulse High	2.5		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	4.5		ns
t <sub>HDATWH</sub>	Data Hold After WR High	0.0		ns
Switching C	haracteristics:			
t <sub>SDDATO</sub>	Data Delay After CLKIN		31.75 + 21 DT	ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	1.0 - 2 DT	7.0 - 2 DT	ns
t <sub>DACK</sub>	ACK Delay After CLKIN		29.5 + 20 DT	ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	1.0 - 2 DT	6.0 – 2 DT	ns

NOTES

 $^{1}t_{SRWLI}$  is specified when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,  $t_{SRWLI}$  (min) = 17.5 + 18 DT.  $^{2}$ See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

For two ADSP-21065Ls to communicate synchronously as master and slave, certain master and slave specification combinations must be satisfied. Do not compare specification values directly to calculate master/slave clock skew margins for those specifications listed below. The following table shows the appropriate clock skew margin.

Table IV. Bus Master	to Slave Skew	Margins
----------------------	---------------	---------

Master Specification	Slave Specification	Skew Margin	
t <sub>SSDATI</sub>	t <sub>SDDATO</sub>	$t_{CK} = 33.3 \text{ ns} + 2$	2.25 ns
		$t_{CK} = 30.0 \text{ ns} + 1$	l.50 ns
t <sub>SACKC</sub>	t <sub>DACK</sub>	$t_{CK} = 33.3 \text{ ns} + 33.3 \text{ s}$	3.00 ns
		$t_{CK} = 30.0 \text{ ns} + 2$	2.25 ns
t <sub>DADRO</sub>	t <sub>SADRI</sub>	$t_{CK}$ = 33.3 ns N/.	A
		$t_{CK} = 30.0 \text{ ns} + 2$	2.75 ns
t <sub>DRWL</sub> (Max)	t <sub>SRWLI</sub>	$t_{CK} = 33.3 \text{ ns} + 1$	1.50 ns
		$t_{CK} = 30.0 \text{ ns} + 1$	l.25 ns
t <sub>DRDO</sub> (Max)	t <sub>HRWLI</sub> (Max)	$t_{CK}$ = 33.3 ns N/.	A
		$t_{CK} = 30.0 \text{ ns}$ 3.0	00 ns
t <sub>DWRO</sub> (Max)	t <sub>HRWLI</sub> (Max)	$t_{CK}$ = 33.3 ns N/.	A
		$t_{\rm CK}$ = 30.0 ns 3.7	75 ns



Figure 14. Synchronous Read/Write-Bus Slave

### Asynchronous Read/Write—Host to ADSP-21065L

Use these specifications for asynchronous host processor accesses of an ADSP-21065L, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After the ADSP-21065L returns  $\overline{HBG}$ , the host can drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-21065L's IOP registers. HBR and  $\overline{HBG}$  are assumed low for this timing. Writes can occur at a minimum interval of (1/2) t<sub>CK</sub>.

Parameter		Min	Max	Unit
Read Cycle				
Timing Requir	rements:			
t <sub>SADRDL</sub>	Address Setup/ CS Low Before RD Low*	0.0		ns
t <sub>HADRDH</sub>	Address Hold/ $\overline{\text{CS}}$ Hold Low After $\overline{\text{RD}}$ High	0.0		ns
t <sub>WRWH</sub>	RD/WR High Width	6.0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (O/D) Disable	0.0		ns
t <sub>DRDHRDY</sub>	RD High Delay After REDY (A/D) Disable	0.0		ns
Switching Cha	aracteristics:			
t <sub>SDATRDY</sub>	Data Valid Before REDY Disable from Low	1.5		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{RD}$ Low		13.5	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Read	28.0 + DT		ns
t <sub>HDARWH</sub>	Data Disable After $\overline{\text{RD}}$ High	2.0	10.0	ns
Write Cycle				
Timing Requir	rements:			
t <sub>SCSWRL</sub>	$\overline{\text{CS}}$ Low Setup Before $\overline{\text{WR}}$ Low	0.0		ns
t <sub>HCSWRH</sub>	$\overline{\text{CS}}$ Low Hold After $\overline{\text{WR}}$ High	0.0		ns
t <sub>SADWRH</sub>	Address Setup Before WR High	5.0		ns
t <sub>HADWRH</sub>	Address Hold After WR High	2.0		ns
t <sub>WWRL</sub>	WR Low Width	7.0		ns
t <sub>WRWH</sub>	RD/WR High Width	6.0		ns
t <sub>DWRHRDY</sub>	WR High Delay After REDY (O/D) or (A/D) Disable	0.0		ns
t <sub>SDATWH</sub>	Data Setup Before WR High	5.0		ns
t <sub>HDATWH</sub>	Data Hold After WR High	1.0		ns
Switching Cha	tracteristics:			
t <sub>DRDYWRL</sub>	REDY (O/D) or (A/D) Low Delay After $\overline{WR}/\overline{CS}$ Low		13.5	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write	7.75		ns

NOTE

\*Not required if  $\overline{\text{RD}}$  and address are valid  $t_{\text{HBGRCSV}}$  after  $\overline{\text{HBG}}$  goes low. For first access after  $\overline{\text{HBR}}$  asserted, ADDR23-0 must be a nonMMS value 1/2  $t_{\text{CLK}}$  before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by  $t_{\text{HBGRCSV}}$  after  $\overline{\text{HBG}}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{\text{HBG}}$  is asserted. See Host Interface, in the *ADSP-21065L SHARC User's Manual*, Second Edition.



WRITE CYCLE



Figure 16. Asynchronous Read/Write-Host to ADSP-21065L

### Three-State Timing-Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the SBTS pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the SBTS pin.

Parameter		Min	Max	Unit
Timing Requir	ements:			
t <sub>STSCK</sub>	SBTS Setup Before CLKIN	7.0 + 8 DT		ns
t <sub>HTSCK</sub>	SBTS Hold Before CLKIN		1.0 + 8 DT	ns
Switching Cha	racteristics:			
t <sub>MIENA</sub>	Address/Select Enable After CLKIN	1.0 – 2 DT		ns
t <sub>MIENS</sub>	Strobes Enable After CLKIN <sup>1</sup>	-0.5 - 2 DT		ns
t <sub>MIENHG</sub>	HBG Enable After CLKIN	2.0 – 2 DT		ns
t <sub>MITRA</sub>	Address/Select Disable After CLKIN		3.0 – 4 DT	ns
t <sub>MITRS</sub>	Strobes Disable After CLKIN <sup>1</sup>		4.0 - 4 DT	ns
t <sub>MITRHG</sub>	HBG Disable After CLKIN		5.5 – 4 DT	ns
t <sub>DATEN</sub>	Data Enable After CLKIN <sup>2</sup>	10.0 + 5 DT		ns
t <sub>DATTR</sub>	Data Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	7.0 – 2 DT	ns
t <sub>ACKEN</sub>	ACK Enable After CLKIN <sup>2</sup>	7.5 + 4 DT		ns
t <sub>ACKTR</sub>	ACK Disable After CLKIN <sup>2</sup>	1.0 – 2 DT	6.0 – 2 DT	ns
t <sub>MTRHBG</sub>	Memory Interface Disable Before HBG Low <sup>3</sup>	2.0 + 2 DT		ns
t <sub>MENHBG</sub>	Memory Interface Enable After HBG High <sup>3</sup>	15.75 + DT		ns

NOTES

<sup>1</sup>Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ ,  $\overline{DMAG}$ .

<sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write. <sup>3</sup>Memory Interface = Address,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MSx}$ ,  $\overline{SW}$ ,  $\overline{DMAGx}$ ,  $\overline{BMS}$  (in EPROM boot mode).

### DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode,  $\overline{DMAG}$  controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>23-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ ,  $\overline{MS}_{3-0}$ , ACK, and  $\overline{DMAG}$  signals. External mode cannot be used for transfers with SDRAM. For Paced Master mode, the data transfer is controlled by ADDR<sub>23-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$ , and ACK (not  $\overline{DMAG}$ ). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR<sub>23-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$ ,  $\overline{SW}$ , DATA<sub>31-0</sub>, and ACK also apply.

Parameter		Min	Max	Unit
Timing Require	ments:			
t <sub>SDRLC</sub>	DMARx Low Setup Before CLKIN <sup>1</sup>	5.0		ns
t <sub>SDRHC</sub>	DMARx High Setup Before CLKIN <sup>1</sup>	5.0		ns
t <sub>WDR</sub>	DMARx Width Low (Nonsynchronous)	6.0		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>2</sup>		15.0 + 20 DT	ns
t <sub>HDATIDG</sub>	Data Hold After DMAGx High	0.0		ns
t <sub>DATDRH</sub>	Data Valid After DMARx High <sup>2</sup>		25.0 + 14 DT	ns
t <sub>DMARLL</sub>	DMARx Low Edge to Low Edge	18.0 + 14 DT		ns
t <sub>DMARH</sub>	DMARx Width High	6.0		ns
Switching Char	racteristics:			
t <sub>DDGL</sub>	DMAGx Low Delay After CLKIN	14.0 + 10 DT	20.0 + 10 DT	ns
t <sub>WDGH</sub>	DMAGx High Width	10.0 + 12 DT + HI		ns
t <sub>WDGL</sub>	DMAGx Low Width	16.0 + 20 DT		ns
t <sub>HDGC</sub>	DMAGx High Delay After CLKIN	0.0 - 2  DT	6.0 – 2 DT	ns
t <sub>DADGH</sub>	Address Select Valid to DMAGx High	28.0 + 16 DT		ns
t <sub>DDGHA</sub>	Address Select Hold After DMAGx High	-1.0		ns
t <sub>VDATDGH</sub>	Data Valid Before DMAGx High <sup>3</sup>	16.0 + 20 DT		ns
t <sub>DATRDGH</sub>	Data Disable After DMAGx High <sup>4</sup>	0.0	4.0	ns
t <sub>DGWRL</sub>	WR Low Before DMAGx Low	5.0 + 6 DT	8.0 + 6 DT	ns
t <sub>DGWRH</sub>	DMAGx Low Before WR High	18.0 + 19 DT + W		ns
t <sub>DGWRR</sub>	WR High Before DMAGx High	0.75 + 1 DT	3.0 + 1 DT	ns
t <sub>DGRDL</sub>	RD Low Before DMAGx Low	5.0	8.0	ns
t <sub>DRDGH</sub>	RD Low Before DMAGx High	24.0 + 26  DT + W		ns
t <sub>DGRDR</sub>	RD High Before DMAGx High	0.0	2.0	ns
t <sub>DGWR</sub>	DMAGx High to $\overline{WR}$ , $\overline{RD}$ Low	5.0 + 6 DT + HI		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

NOTES

<sup>1</sup>Only required for recognition in the current cycle.

 $^{2}t_{\text{SDATDGL}}$  is the data setup requirement if  $\overline{\text{DMAR}}$ x is not being used to hold off completion of a write. Otherwise, if  $\overline{\text{DMAR}}$ x low holds off completion of the write, the data can be driven  $t_{\overline{\text{DATDRH}}}$  after  $\overline{\text{DMAR}}$ x is brought high.

 $^{3}$ t<sub>VDATDGH</sub> is valid if  $\overline{\text{DMAR}}$ x is not being used to hold off completion of a read. If  $\overline{\text{DMAR}}$ x is used to prolong the read, then t<sub>VDATDGH</sub> = 8 + 9 DT + (n × t<sub>CK</sub>) where *n* equals the number of extra cycles that the access is prolonged.

<sup>4</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

#### SDRAM Interface—Bus Master

Use these specifications for ADSP-21065L bus master accesses of SDRAM.

Parameter		Min	Max	Unit
Timing Requ	irements:			
t <sub>SDSDK</sub>	Data Setup Before SDCLK	2.0		ns
t <sub>HDSDK</sub>	Data Hold After SDCLK	1.25		ns
Switching Ch	paracteristics:			
t <sub>DSDK1</sub>	First SDCLK Rise Delay After CLKIN	9.0 + 6 DT	12.75 + 6 DT	ns
t <sub>DSDK2</sub>	Second SDCLK Rise Delay After CLKIN	25.5 + 22 DT	29.25 + 22 DT	ns
t <sub>SDK</sub>	SDCLK Period	16.67	$t_{CK}/2$	ns
t <sub>SDKH</sub>	SDCLK Width High	7.5 + 8 DT		ns
t <sub>SDKL</sub>	SDCLK Width Low	6.5 + 8 DT		ns
t <sub>DCADSDK</sub>	Command, Address, Data, Delay After SDCLK <sup>1</sup>		10.0 + 5 DT	ns
t <sub>HCADSDK</sub>	Command, Address, Data, Hold After SDCLK <sup>1</sup>	4.5 + 5 DT		ns
t <sub>SDTRSDK</sub>	Data Three-State After SDCLK		9.5 + 5 DT	ns
t <sub>SDENSDK</sub>	Data Enable After SDCLK <sup>2</sup>	6.0 + 5 DT		ns
t <sub>SDCTR</sub>	SDCLK, Command Three-State After CLKIN <sup>1</sup>	5.0 + 3 DT	9.75 + 3 DT	ns
t <sub>SDCEN</sub>	SDCLK, Command Enable After CLKIN <sup>1</sup>	5.0 + 2 DT	10.0 + 2 DT	ns
t <sub>SDATR</sub>	Address Three-State After CLKIN	-1.0 - 4  DT	3.0 – 4 DT	ns
t <sub>SDAEN</sub>	Address Enable After CLKIN	1.0 – 2 DT	7.0 - 2 DT	ns

NOTES

<sup>1</sup>Command = SDCKE,  $\overline{MS}x$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{SDWE}$ , DQM, and SDA10.

 $^{2}$ SDRAM controller adds one SDRAM CLK three-stated cycle delay (t<sub>CK</sub>/2) on a Read followed by a Write.

#### SDRAM Interface—Bus Slave

These timing requirements allow a bus slave to sample the bus master's SDRAM command and detect when a refresh occurs.

Parameter		Min	Max	Unit
Timing Requ	irements:			
t <sub>SSDKC1</sub>	First SDCLK Rise After CLKIN	6.50 + 16 DT	17.5 + 16 DT	ns
t <sub>SSDKC2</sub>	Second SDCLK Rise After CLKIN	23.25	34.25	ns
t <sub>SCSDK</sub>	Command Setup Before SDCLK*	0.0		ns
t <sub>HCSDK</sub>	Command Hold After SDCLK*	2.0		ns

NOTE

\*Command = SDCKE,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{SDWE}$ .



NOTES <sup>1</sup>COMMAND = SDCKE,  $\overline{MS}_X$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{SDWE}$ , DQM, AND SDA10. <sup>2</sup>SDRAM CONTROLLER ADDS ONE SDRAM CLK THREE-STATED CYCLE DELAY ( $t_{CK}$ /2) ON A READ FOLLOWED BY A WRITE.

Figure 19. SDRAM Interface

### **OUTPUT DRIVE CURRENT**



Figure 24. Typical Drive Currents

#### **TEST CONDITIONS**

#### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times \Delta V}{I_L}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$ and  $t_{DECAY}$  as shown in Figure 26. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-21065L's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{DECAY}$  plus the minimum disable time (i.e.,  $t_{DATRWH}$  for the write cycle).





Figure 26. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VDD	42		05	VDD	107	DATA20	160	100017
1	PESO	43	CAS SDWE	85		127	DATA20	170	ADDR17
2	CND	44		00	DATAS	120	CND	170	ADDR10
5	BCLKO	45		01	DATA4	129	UND	171	ADDRIJ
5	DROA	40	SDCKE	80	GND	130	VDD	172	
5	DROR	18	SDA10	00	DATA6	131		174	ADDR14
7	TES0	40	GND	01	DATA7	132	DATA31	174	ADDR12
8	TCIKO	50	DMAG1	02	DATAS	134	FLAG7	176	VDD
0	VDD	51	$\overline{DMAG}_{2}$	03	VDD	135	GND	170	GND
9	GND	52	HRG	95	GND	135	ELAG6	178	
10	DTOA	53	PMSTP	05	VDD	130	FLAG5	170	ADDR10
12	DTOR	51		95		120	FLAGJ	19	
12	DIUD	55	$\frac{\sqrt{DD}}{CS}$	90	DATA9	120	FLAG4 CND	100	GND
13	CND	55	CS SPTS	97	DATAIU	140	UND	101	VDD
14		50	CND	90	CND	140		102	
15		50		100	GND DATA12	141	VDD NC	100	ADDRo
10		50		100	DATA12	142	ID1	104	
10	DRID TES1	59		101	NC	145		105	CND
10	TOLVI	61	UND	102	NC	144		100	GND
20	VDD	62	CND	105	NC DATA14	145	TDO	107	
20		62	DEDV	104		140		100	
21		64	KED I	105	GND	147		109	ADDR4
22	DTIR	65	$\frac{3W}{CPA}$	100	DATA15	140		190	ADDK5
23	DIID DWM EVENTT1	66		107	DATAIS	149	CND	102	VDD
24	FWM_EVENTI CND	67	VDD	100	DATA10	150	TCK	192	
25	DWM EVENTO	69	CND	1109		151	DSEI	195	ADDR2
20	$\frac{PWM}{PD1}$	60	ACK	110		152	DOLL	194	
21		70	ACK MS0	111	DATA10	155	CND	195	GND
20	DK2 VDD	70	MS0 MS1	112	DATA19	154	GND	190	GND FLACO
29			CND	113	CND	155		100	FLAGU
20 21	VTAI	72	GND	114	GND NC	150	VDD DESET	198	FLAGI FLAG2
20	VDD	74	MS2	115	NC DATA21	157	VDD	200	VDD
22		74		110	DATA21	150		200	
21	SDCL V1	76	MS5 FLAC11	117	DATA22	159		201	FLAG5
25	GND	70	VDD	110	GND	161	ADDR23	202	NC
26	UND	70		120		162	ADDR22	205	
20 27	NDD SDCLK0	70	FLAGIU	120		162	ADDK21 VDD	204	
20	DMAP1	19	FLAG9	121	DATA24	164		205	
20	DMAR2	00	CND	122	DATA23	165		200	
39 40		01		123	UATA20	100		207	NC
40		02	DATAU	124	GND	167	CND	200	NC
41		0.0	DATAI	120	GND DATA27	10/			
42	каз	84	DATAZ	126	DATAZI	108	GND		

208-LEAD MQFP PIN CONFIGURATION

### 196-BALL MINI-BGA PIN CONFIGURATION

Ball #	Name	Ball #	Name	Ball #	Name	Ball #	Name	Ball #	Name
A1	NC1	B1	DR0A	C1	TCLK0	D1	RCLK1	E1	TFS1
A2	NC2	B2	RFS0	C2	RCLK0	D2	TFS0	E2	DT0B
A3	FLAG2	B3	<b>IRQ</b> 0	C3	$\overline{IRQ2}$	D3	DR0B	E3	DT0A
A4	ADDR0	B4	FLAG0	C4	FLAG3	D4	ĪRQ1	E4	RFS1
A5	ADDR3	B5	ADDR2	C5	ADDR1	D5	FLAG1	E5	VDD
A6	ADDR6	B6	ADDR5	C6	ADDR4	D6	VDD	E6	GND
A7	ADDR7	B7	ADDR9	C7	ADDR10	D7	VDD	E7	GND
A8	ADDR8	B8	ADDR12	C8	ADDR13	D8	VDD	E8	GND
A9	ADDR11	B9	ADDR15	C9	ADDR16	D9	VDD	E9	GND
A10	ADDR14	B10	ADDR19	C10	ADDR20	D10	VDD	E10	VDD
A11	ADDR17	B11	ADDR21	C11	ADDR22	D11	BMS	E11	ID0
A12	ADDR18	B12	ADDR23	C12	RESET	D12	TMS	E12	TDI
A13	NC8	B13	GND	C13	BSEL	D13	TRST	E13	ID1
A14	NC7	B14	TCK	C14	TDO	D14	<b>EMU</b>	E14	FLAG4
F1	TCLK1	G1	PWM_	H1	PWM_	J1	CLKIN	K1	DMAR1
			EVENT1		EVENT0				
F2	DR1B	G2	DT1B	H2	BR1	J2	XTAL	K2	SDCLK0
F3	DR1A	G3	DT1A	H3	BR2	J3	SDCLK1	K3	HBR
F4	VDD	G4	VDD	H4	VDD	J4	VDD	K4	SDWE
F5	GND	G5	GND	H5	GND	J5	GND	K5	VDD
F6	GND	G6	GND	H6	GND	J6	GND	K6	GND
F7	GND	G7	GND	H7	GND	J7	GND	K7	GND
F8	GND	G8	GND	H8	GND	J8	GND	K8	GND
F9	GND	G9	GND	H9	GND	J9	GND	K9	GND
F10	GND	G10	GND	H10	GND	J10	GND	K10	VDD
F11	VDD	G11	VDD	H11	VDD	J11	VDD	K11	DATA19
F12	FLAG6	G12	DATA31	H12	DATA28	J12	DATA24	K12	DATA21
F13	FLAG5	G13	DATA30	H13	DATA27	J13	DATA25	K13	DATA20
F14	FLAG7	G14	DATA29	H14	DATA26	J14	DATA23	K14	DATA22
L1	DMAR2	M1	RAS	N1	DQM	P1	NC3		
L2	CAS	M2	SDCKE	N2	HBG	P2	NC4		
L3	SDA10	M3	DMAG1	N3	BMSTR	P3	GND		
L4	DMAG2	M4	CS	N4	SBTS	P4	WR		
L5	VDD	M5	RD	N5	REDY	P5	SW		
L6	VDD	M6	CPA	N6	GND	P6	MS0		
L7	VDD	M7	ACK	N7	MS1	P7	MS2		
L8	VDD	M8	FLAG10	N8	FLAG11	P8	MS3		
L9	VDD	M9	DATA2	N9	DATA1	P9	FLAG9		
L10	DATA8	M10	DATA5	N10	DATA4	P10	FLAG8		
L11	DATA13	M11	DATA9	N11	DATA7	P11	DATA0		
L12	DATA16	M12	DATA12	N12	DATA10	P12	DATA3		
L13	DATA17	M13	DATA14	N13	DATA11	P13	DATA6		
L14	DATA18	M14	DATA15	N14	NC6	P14	NC5		

14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
NC7	NC8	ADDR18	ADDR17	ADDR14	ADDR11	ADDR8	ADDR7	ADDR6	ADDR3	ADDR0	FLAG2	NC2	NC1	A
тск	GND	ADDR23	ADDR21	ADDR19	ADDR15	ADDR12	ADDR9	ADDR5	ADDR2	FLAG0	<b>IRQ0</b>	RFS0	DR0A	в
TDO	BSEL	RESET	ADDR22	ADDR20	ADDR16	ADDR13	ADDR10	ADDR4	ADDR1	FLAG3	ĪRQ2	RCLK0	TCLK0	с
EMU	TRST	TMS	BMS	VDD	VDD	VDD	VDD	VDD	FLAG1	<b>IRQ1</b>	DR0B	TFS0	RCLK1	D
FLAG4	ID1	TDI	ID0	VDD	GND	GND	GND	GND	VDD	RFS1	DT0A	DT0B	TFS1	E
FLAG7	FLAG5	FLAG6	VDD	GND	GND	GND	GND	GND	GND	VDD	DR1A	DR1B	TCLK1	F
DATA29	DATA30	DATA31	VDD	GND	GND	GND	GND	GND	GND	VDD	DT1A	DT1B	PWM_ EVENT1	G
DATA26	DATA27	DATA28	VDD	GND	GND	GND	GND	GND	GND	VDD	BR2	BR1	PWM_ EVENT0	н
DATA23	DATA25	DATA24	VDD	GND	GND	GND	GND	GND	GND	VDD	SDCLK1	XTAL	CLKIN	J
DATA22	DATA20	DATA21	DATA19	VDD	GND	GND	GND	GND	VDD	SDWE	HBR	SDCLK0	DMAR1	к
DATA18	DATA17	DATA16	DATA13	DATA8	VDD	VDD	VDD	VDD	VDD	DMAG2	SDA10	CAS	DMAR2	L
DATA15	DATA14	DATA12	DATA9	DATA5	DATA2	FLAG10	АСК	СРА	RD	cs	DMAG1	SDCKE	RAS	м
NC6	DATA11	DATA10	DATA7	DATA4	DATA1	FLAG11	MS1	GND	REDY	SBTS	BMSTR	HBG	DQM	N
NC5	DATA6	DATA3	DATA0	FLAG8	FLAG9	MS3	MS2	MSO	SW	WR	GND	NC4	NC3	Р

#### **196-BALL MINI-BGA PIN CONFIGURATION**