



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	49
Number of Gates	15000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a3p015-1qng68

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# I/O Power-Up and Supply Voltage Thresholds for Po wer-On Reset (Commercial and Industrial)

Sophisticated power-up management witry is designed into every ProASIC device. These circuits ensure easy transition from the powered-off state to the powereth with device. The many different supplies can power up in any sequence with minimize current spikes or surges.

In addition, the I/O will be in a known state throughower-up sequence. The basic principle is showing  $\frac{1}{2}$  on page 2-5

There are five regions to consider during power-up.

ProASIC3 I/Os are activated only if Abt the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip pointgu(e 2-2 on page 2)5
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

#### **VCCI Trip Point:**

Ramping up: 0.6 V < trip\_point\_up < 1.2 V Ramping down: 0.5 V < trip\_point\_down < 1.1 V

VCC Trip Point:

Ramping up: 0.6 V < trip\_point\_up < 1.1 V Ramping down: 0.5 V < trip\_point\_down < 1 V

VCC and VCCI ramp-up trip points and out 100 mV higher than ramp-down projects. This specifically built-in hysteresis prevents undesirable power-up actions and current surges. Note the following:

During programming, I/Os become tristated and weakly pulled up to VCCI.

JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

## PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies largeoregulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCCV&CPLLX exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (spece 2-2 on page 2-for more details).

When PLL power supply voltage and/or VCC levels dropwrethe VCC brownout levels (0.75 V - 0.25 V), the PLL output lock signal goes low and/orothteut clock is lost. Refer to the "Power-Up/Down Behavior of Low Power Flash Devices" chapter of the ToASIC3 FPGA Fabric User's Guidefor information onock and lock recovery.

# Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers

Output buffers, after 200 ns delay from input buffer activation.

## Thermal Characteristics

#### Introduction

The temperature variable in the Microsemi Designer softwelees to the junction perature of the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ can be used to calculate junction temperature.

```
T_1 = Junction Temperature \exists + T_A
```

#### where:

 $T_A$  = Ambient Temperature

'T = Temperature gradient between junction (silicon) and ambiern  $T = T_a * P$ 

Ta = Junction-to-ambient of the packagenumbers are located Table 2-5 on page 2-6

P = Power dissipation

Revision 18 2-4



# **Calculating Power Dissipation**

# **Quiescent Supply Current**

Table 2-7 • Quiescent Supply Current Characteristics

	A3P015	A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000
Typical (25°C)	2 mA	2 mA	2 mA	2 mA	3 mA	3 mA	5 mA	8 mA
Max. (Commercial)	10 mA	10 mA	10 mA	10 mA	20 mA	20 mA	30 mA	50 mA
Max. (Industrial)	15 mA	15 mA	15 mA	15 mA	30 mA	30 mA	45 mA	75 mA

Note: IDD Includes VCC, VPUMP, VCCI, and VMV currents. Values do not include I/O static contribution, which is shown in Table 2-11 and Table 2-12 on page 2-9.

# Power per I/O Pin

Table 2-8 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings Applicable to Advanced I/O Banks

	VMV (V)	Static Power P <sub>DC2</sub> (mW) <sup>1</sup>	Dynamic Power PAC9 (µW/MHz) <sup>2</sup>
Single-Ended			
3.3 V LVTTL / 3.3 V LVCMOS	3.3	_	16.22
3.3 V LVCMOS Wide Range <sup>3</sup>	3.3	-	16.22
2.5 V LVCMOS	2.5	-	5.12
1.8 V LVCMOS	1.8	-	2.13
1.5 V LVCMOS (JESD8-11)	1.5	-	1.45
3.3 V PCI	3.3	-	18.11
3.3 V PCI-X	3.3	-	18.11
Differential			•
LVDS	2.5	2.26	1.20
LVPECL	3.3	5.72	1.87

## Notes:

- 1. PDC2 is the static power (where applicable) measured on VMV.
- 2. PAC9 is the total dynamic power measured on VCC and VMV.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-9 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings Applicable to Standard Plus I/O Banks

	VMV (V)	Static Power PDC2 (mW) <sup>1</sup>	Dynamic Power PAC9 (μW/MHz) <sup>2</sup>
Single-Ended		•	
3.3 V LVTTL / 3.3 V LVCMOS	3.3	_	16.23
3.3 V LVCMOS Wide Range <sup>3</sup>	3.3	_	16.23

#### Notes:

- 1. PDC2 is the static power (where applicable) measured on VMV.
- 2. PAC9 is the total dynamic power measured on VCC and VMV.
- All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

2-7 Revision 18