

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 81 |
| Number of Gates | 30000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 132-WFQFN |
| Supplier Device Package | 132-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a3p030-2qng132i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



ProASIC3 Device Family Overview ProASIC3 DC and Switching Characteristics Pin Descriptions Package Pin Assignments QN68 – Bottom View4-3 **Datasheet Information**






Figure 1-2 • ProASIC3 Device Architecture Overview with Four I/O Banks (A3P250, A3P600, and A3P1000)

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the ProASIC3 core tile as either a three-input lookup table (LUT) equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi ProASIC family of third-generation architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

VersaTiles

The ProASIC3 core consists of VersaTiles, which have been enhanced beyond the ProASIC^{PLUS®} core tiles. The ProASIC3 VersaTile supports the following:

- · All 3-input logic functions—LUT-3 equivalent
- · Latch with clear or set
- · D-flip-flop with clear or set
- · Enable D-flip-flop with clear or set

Refer to Figure 1-3 for VersaTile configurations.




Figure 1-3 • VersaTile Configurations



User Nonvolatile FlashROM

ProASIC3 devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- · Internet protocol addressing (wireless or fixed)
- System calibration settings
- · Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- · Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- · Version management

The FlashROM is written using the standard ProASIC3 IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the A3P015 and A3P030 devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The ProASIC3 development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

ProASIC3 devices (except the A3P015 and A3P030 devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in A3P015 and A3P030 devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

ProASIC3 devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3 family contains six CCCs. One CCC (center west side) has a PLL. The A3P015 and A3P030 devices do not have a PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides.

All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

1-5 Revision 18



User I/O Characteristics

Timing Model




Figure 2-3 • Timing Model
Operating Conditions: -2 Speed, Commercial Temperature Range (T_J = 70°C), Worst Case
VCC = 1.425 V

2-15 Revision 18






Figure 2-6 • Tristate Output Buffer Timing Model and Delays (Example)



Table 2-24 • Summary of I/O Timing Characteristics—Software Default Settings

-2 Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst Case VCC = 1.425 V,

Worst-Case VCCI (per standard)

Advanced I/O Banks

| I/O Standard | Drive Strength | Equiv. Software Default Drive Strength Option ¹ | Slew Rate | Capacitive Load (pF) | External Resistor (Ω) | t _{DOUT} (ns) | t _{DP} (ns) | t _{DIN} (ns) | t _{pY} (ns) | t _{EOUT} (ns) | t _{ZL} (ns) | t _{ZH} (ns) | t _{LZ} (ns) | t _{HZ} (ns) | t _{ZLS} (ns) | t _{ZHS} (ns) | Units |
|---|----------------------|---|-----------|----------------------|------------------------------|------------------------|----------------------|-----------------------|----------------------|------------------------|----------------------|----------------------|----------------------|----------------------|-----------------------|-----------------------|-------|
| 3.3 V LVTTL / 3.3 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.64 | 0.03 | 0.76 | 0.32 | 2.69 | 2.11 | 2.40 | 2.68 | 4.36 | 3.78 | ns |
| 3.3 V LVCMOS Wide Range ² | 100 μΑ | 12 mA | High | 35 | - | 0.45 | 4.08 | 0.03 | 0.76 | 0.32 | 4.08 | 3.20 | 3.71 | 4.14 | 6.61 | 5.74 | ns |
| 2.5 V LVCMOS | 12 mA | 12 mA | High | 35 | _ | 0.45 | 2.66 | 0.03 | 0.98 | 0.32 | 2.71 | 2.56 | 2.47 | 2.57 | 4.38 | 4.23 | ns |
| 1.8 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.64 | 0.03 | 0.91 | 0.32 | 2.69 | 2.27 | 2.76 | 3.05 | 4.36 | 3.94 | ns |
| 1.5 V LVCMOS | 12 mA | 12 mA | High | 35 | _ | 0.45 | 3.05 | 0.03 | 1.07 | 0.32 | 3.10 | 2.67 | 2.95 | 3.14 | 4.77 | 4.34 | ns |
| 3.3 V PCI | Per PCI spec | - | High | 10 | 25 ⁴ | 0.45 | 2.00 | 0.03 | 0.65 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | ns |
| 3.3 V PCI-X | Per PCI-X spec | - | High | 10 | 25 ⁴ | 0.45 | 2.00 | 0.03 | 0.62 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | ns |
| LVDS | 24 mA | _ | High | _ | - | 0.45 | 1.37 | 0.03 | 1.20 | - | - | 1 | 1 | _ | ı | - | ns |
| LVPECL | 24 mA | _ | High | _ | _ | 0.45 | 1.34 | 0.03 | 1.05 | _ | _ | - | - | _ | - | - | ns |

Notes:

- 1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-64 for connectivity. This resistor is not required during normal operation.

2-23 Revision 18



DDR Module Specifications

Input DDR Module




Figure 2-20 • Input DDR Timing Model

Table 2-101 • Parameter Definitions

| Parameter Name | Parameter Definition | Measuring Nodes (from, to) |
|-------------------------|------------------------------|----------------------------|
| t _{DDRICLKQ1} | Clock-to-Out Out_QR | B, D |
| t _{DDRICLKQ2} | Clock-to-Out Out_QF | B, E |
| t _{DDRISUD} | Data Setup Time of DDR input | A, B |
| t _{DDRIHD} | Data Hold Time of DDR input | A, B |
| t _{DDRICLR2Q1} | Clear-to-Out Out_QR | C, D |
| t _{DDRICLR2Q2} | Clear-to-Out Out_QF | C, E |
| t _{DDRIREMCLR} | Clear Removal | C, B |
| t _{DDRIRECCLR} | Clear Recovery | C, B |

2-77 Revision 18






Figure 2-23 • Output DDR Timing Diagram

Timing Characteristics


Table 2-104 • Output DDR Propagation Delays

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | -2 | -1 | Std. | Units |
|-------------------------|---|------|------|------|-------|
| t _{DDROCLKQ} | Clock-to-Out of DDR for Output DDR | 0.70 | 0.80 | 0.94 | ns |
| t _{DDROSUD1} | Data_F Data Setup for Output DDR | 0.38 | 0.43 | 0.51 | ns |
| t _{DDROSUD2} | Data_R Data Setup for Output DDR | 0.38 | 0.43 | 0.51 | ns |
| t _{DDROHD1} | Data_F Data Hold for Output DDR | 0.00 | 0.00 | 0.00 | ns |
| t _{DDROHD2} | Data_R Data Hold for Output DDR | 0.00 | 0.00 | 0.00 | ns |
| t _{DDROCLR2Q} | Asynchronous Clear-to-Out for Output DDR | 0.80 | 0.91 | 1.07 | ns |
| t _{DDROREMCLR} | Asynchronous Clear Removal Time for Output DDR | 0.00 | 0.00 | 0.00 | ns |
| t _{DDRORECCLR} | Asynchronous Clear Recovery Time for Output DDR | 0.22 | 0.25 | 0.30 | ns |
| t _{DDROWCLR1} | Asynchronous Clear Minimum Pulse Width for Output DDR | 0.22 | 0.25 | 0.30 | ns |
| t _{DDROCKMPWH} | Clock Minimum Pulse Width High for the Output DDR | 0.36 | 0.41 | 0.48 | ns |
| t _{DDROCKMPWL} | Clock Minimum Pulse Width Low for the Output DDR | 0.32 | 0.37 | 0.43 | ns |
| F _{DDOMAX} | Maximum Frequency for the Output DDR | 350 | 309 | 263 | MHz |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.





 $\begin{aligned} t_{PD} &= \text{MAX}(t_{PD(RR)}, \, t_{PD(RF)}, \, t_{PD(FF)}, \, t_{PD(FR)}) \\ \text{where edges are applicable for the particular} \\ \text{combinatorial cell} \end{aligned}$




Figure 2-25 • Timing Model and Waveforms



Table 2-109 • A3P060 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

| | | | -2 | | -1 | | Std. | |
|----------------------|---|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
| Parameter | Description | Min. ¹ | Max. ² | Min. ¹ | Max. ² | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | 0.71 | 0.93 | 0.81 | 1.05 | 0.95 | 1.24 | ns |
| t _{RCKH} | Input High Delay for Global Clock | 0.70 | 0.96 | 0.80 | 1.09 | 0.94 | 1.28 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | 0.75 | | 0.85 | | 1.00 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | 0.85 | | 0.96 | | 1.13 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | 0.26 | | 0.29 | | 0.34 | ns |

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-110 • A3P125 Global Resource
Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V


| | | | -2 | | -1 | | Std. | |
|----------------------|---|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|
| Parameter | Description | Min. ¹ | Max. ² | Min. ¹ | Max. ² | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | 0.77 | 0.99 | 0.87 | 1.12 | 1.03 | 1.32 | ns |
| t _{RCKH} | Input High Delay for Global Clock | 0.76 | 1.02 | 0.87 | 1.16 | 1.02 | 1.37 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | 0.75 | | 0.85 | | 1.00 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | 0.85 | | 0.96 | | 1.13 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | 0.26 | | 0.29 | | 0.34 | ns |

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-87 Revision 18





Note: Peak-to-peak jitter measurements are defined by $T_{peak-to-peak} = T_{period_max} - T_{period_min-to-peak}$

Figure 2-29 • Peak-to-Peak Jitter Definition

2-91 Revision 18



JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O Characteristics" section on page 2-15 for more details.

Timing Characteristics

Table 2-125 • JTAG 1532


Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | -2 | - 1 | Std. | Units |
|----------------------|-----------------------------|-------|------------|-------|-------|
| t _{DISU} | Test Data Input Setup Time | 0.50 | 0.57 | 0.67 | ns |
| t _{DIHD} | Test Data Input Hold Time | 1.00 | 1.13 | 1.33 | ns |
| t _{TMSSU} | Test Mode Select Setup Time | 0.50 | 0.57 | 0.67 | ns |
| t _{TMDHD} | Test Mode Select Hold Time | 1.00 | 1.13 | 1.33 | ns |
| t _{TCK2Q} | Clock to Q (data out) | 6.00 | 6.80 | 8.00 | ns |
| t _{RSTB2Q} | Reset to Q (data out) | 20.00 | 22.67 | 26.67 | ns |
| F _{TCKMAX} | TCK Maximum Frequency | 25.00 | 22.00 | 19.00 | MHz |
| t _{TRSTREM} | ResetB Removal Time | 0.00 | 0.00 | 0.00 | ns |
| t _{TRSTREC} | ResetB Recovery Time | 0.20 | 0.23 | 0.27 | ns |
| t _{TRSTMPW} | ResetB Minimum Pulse | TBD | TBD | TBD | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



CS121 – Bottom View




Note: The die attach paddle center of the package is tied to ground (GND).

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

FG144 - Bottom View



Note


For more information on package drawings, see PD3068: Package Mechanical Drawings.



| | FG144 | | | | |
|------------|-----------------|--|--|--|--|
| Pin Number | A3P600 Function | | | | |
| K1 | GEB0/IO145NDB3 | | | | |
| K2 | GEA1/IO144PDB3 | | | | |
| K3 | GEA0/IO144NDB3 | | | | |
| K4 | GEA2/IO143RSB2 | | | | |
| K5 | IO119RSB2 | | | | |
| K6 | IO111RSB2 | | | | |
| K7 | GND | | | | |
| K8 | IO94RSB2 | | | | |
| K9 | GDC2/IO91RSB2 | | | | |
| K10 | GND | | | | |
| K11 | GDA0/IO88NDB1 | | | | |
| K12 | GDB0/IO87NDB1 | | | | |
| L1 | GND | | | | |
| L2 | VMV3 | | | | |
| L3 | GEB2/IO142RSB2 | | | | |
| L4 | IO136RSB2 | | | | |
| L5 | VCCIB2 | | | | |
| L6 | IO115RSB2 | | | | |
| L7 | IO103RSB2 | | | | |
| L8 | IO97RSB2 | | | | |
| L9 | TMS | | | | |
| L10 | VJTAG | | | | |
| L11 | VMV2 | | | | |
| L12 | TRST | | | | |
| M1 | GNDQ | | | | |
| M2 | GEC2/IO141RSB2 | | | | |
| M3 | IO138RSB2 | | | | |
| M4 | IO123RSB2 | | | | |
| M5 | IO126RSB2 | | | | |
| M6 | IO134RSB2 | | | | |
| M7 | IO108RSB2 | | | | |
| M8 | IO99RSB2 | | | | |
| M9 | TDI | | | | |
| M10 | VCCIB2 | | | | |
| M11 | VPUMP | | | | |
| M12 | GNDQ | | | | |
| | | | | | |



FG256 - Bottom View



Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

4-52 Revision 18



| | FG256 |
|------------|-----------------|
| Pin Number | A3P400 Function |
| G13 | GCC1/IO67PPB1 |
| G14 | IO64NPB1 |
| G15 | IO73PDB1 |
| G16 | IO73NDB1 |
| H1 | GFB0/IO146NPB3 |
| H2 | GFA0/IO145NDB3 |
| H3 | GFB1/IO146PPB3 |
| H4 | VCOMPLF |
| H5 | GFC0/IO147NPB3 |
| H6 | VCC |
| H7 | GND |
| H8 | GND |
| H9 | GND |
| H10 | GND |
| H11 | VCC |
| H12 | GCC0/IO67NPB1 |
| H13 | GCB1/IO68PPB1 |
| H14 | GCA0/IO69NPB1 |
| H15 | NC |
| H16 | GCB0/IO68NPB1 |
| J1 | GFA2/IO144PPB3 |
| J2 | GFA1/IO145PDB3 |
| J3 | VCCPLF |
| J4 | IO143NDB3 |
| J5 | GFB2/IO143PDB3 |
| J6 | VCC |
| J7 | GND |
| J8 | GND |
| J9 | GND |
| J10 | GND |
| J11 | VCC |
| J12 | GCB2/IO71PPB1 |
| J13 | GCA1/IO69PPB1 |
| J14 | GCC2/IO72PPB1 |
| J15 | NC |
| J16 | GCA2/IO70PDB1 |

| FG256 | | | | | |
|------------|-----------------|--|--|--|--|
| Pin Number | A3P400 Function | | | | |
| K1 | GFC2/IO142PDB3 | | | | |
| K2 | IO144NPB3 | | | | |
| K3 | IO141PPB3 | | | | |
| K4 | IO120RSB2 | | | | |
| K5 | VCCIB3 | | | | |
| K6 | VCC | | | | |
| K7 | GND | | | | |
| K8 | GND | | | | |
| K9 | GND | | | | |
| K10 | GND | | | | |
| K11 | VCC | | | | |
| K12 | VCCIB1 | | | | |
| K13 | IO71NPB1 | | | | |
| K14 | IO74RSB1 | | | | |
| K15 | IO72NPB1 | | | | |
| K16 | IO70NDB1 | | | | |
| L1 | IO142NDB3 | | | | |
| L2 | IO141NPB3 | | | | |
| L3 | IO125RSB2 | | | | |
| L4 | IO139RSB3 | | | | |
| L5 | VCCIB3 | | | | |
| L6 | GND | | | | |
| L7 | VCC | | | | |
| L8 | VCC | | | | |
| L9 | VCC | | | | |
| L10 | VCC | | | | |
| L11 | GND | | | | |
| L12 | VCCIB1 | | | | |
| L13 | GDB0/IO78VPB1 | | | | |
| L14 | IO76VDB1 | | | | |
| L15 | IO76UDB1 | | | | |
| L16 | IO75PDB1 | | | | |
| M1 | IO140PDB3 | | | | |
| M2 | IO130RSB2 | | | | |
| М3 | IO138NPB3 | | | | |
| M4 | GEC0/IO137NPB3 | | | | |

| FG256 | | | | | |
|------------|-----------------|--|--|--|--|
| Pin Number | A3P400 Function | | | | |
| M5 | VMV3 | | | | |
| M6 | VCCIB2 | | | | |
| M7 | VCCIB2 | | | | |
| M8 | IO108RSB2 | | | | |
| M9 | IO101RSB2 | | | | |
| M10 | VCCIB2 | | | | |
| M11 | VCCIB2 | | | | |
| M12 | VMV2 | | | | |
| M13 | IO83RSB2 | | | | |
| M14 | GDB1/IO78UPB1 | | | | |
| M15 | GDC1/IO77UDB1 | | | | |
| M16 | IO75NDB1 | | | | |
| N1 | IO140NDB3 | | | | |
| N2 | IO138PPB3 | | | | |
| N3 | GEC1/IO137PPB3 | | | | |
| N4 | IO131RSB2 | | | | |
| N5 | GNDQ | | | | |
| N6 | GEA2/IO134RSB2 | | | | |
| N7 | IO117RSB2 | | | | |
| N8 | IO111RSB2 | | | | |
| N9 | IO99RSB2 | | | | |
| N10 | IO94RSB2 | | | | |
| N11 | IO87RSB2 | | | | |
| N12 | GNDQ | | | | |
| N13 | IO93RSB2 | | | | |
| N14 | VJTAG | | | | |
| N15 | GDC0/IO77VDB1 | | | | |
| N16 | GDA1/IO79UDB1 | | | | |
| P1 | GEB1/IO136PDB3 | | | | |
| P2 | GEB0/IO136NDB3 | | | | |
| P3 | VMV2 | | | | |
| P4 | IO129RSB2 | | | | |
| P5 | IO128RSB2 | | | | |
| P6 | IO122RSB2 | | | | |
| P7 | IO115RSB2 | | | | |
| P8 | IO110RSB2 | | | | |



Package Pin Assignments

| FG256 | | | | | |
|------------|-----------------|--|--|--|--|
| Pin Number | A3P600 Function | | | | |
| G13 | GCC1/IO69PPB1 | | | | |
| G14 | IO65NPB1 | | | | |
| G15 | IO75PDB1 | | | | |
| G16 | IO75NDB1 | | | | |
| H1 | GFB0/IO163NPB3 | | | | |
| H2 | GFA0/IO162NDB3 | | | | |
| Н3 | GFB1/IO163PPB3 | | | | |
| H4 | VCOMPLF | | | | |
| H5 | GFC0/IO164NPB3 | | | | |
| H6 | VCC | | | | |
| H7 | GND | | | | |
| H8 | GND | | | | |
| H9 | GND | | | | |
| H10 | GND | | | | |
| H11 | VCC | | | | |
| H12 | GCC0/IO69NPB1 | | | | |
| H13 | GCB1/IO70PPB1 | | | | |
| H14 | GCA0/IO71NPB1 | | | | |
| H15 | IO67NPB1 | | | | |
| H16 | GCB0/IO70NPB1 | | | | |
| J1 | GFA2/IO161PPB3 | | | | |
| J2 | GFA1/IO162PDB3 | | | | |
| J3 | VCCPLF | | | | |
| J4 | IO160NDB3 | | | | |
| J5 | GFB2/IO160PDB3 | | | | |
| J6 | VCC | | | | |
| J7 | GND | | | | |
| J8 | GND | | | | |
| J9 | GND | | | | |
| J10 | GND | | | | |
| J11 | VCC | | | | |
| J12 | GCB2/IO73PPB1 | | | | |
| J13 | GCA1/IO71PPB1 | | | | |
| J14 | GCC2/IO74PPB1 | | | | |
| J15 | IO80PPB1 | | | | |
| J16 | GCA2/IO72PDB1 | | | | |

| FG256 | | | | | |
|------------|-----------------|--|--|--|--|
| Pin Number | A3P600 Function | | | | |
| K1 | GFC2/IO159PDB3 | | | | |
| K2 | IO161NPB3 | | | | |
| K3 | IO156PPB3 | | | | |
| K4 | IO129RSB2 | | | | |
| K5 | VCCIB3 | | | | |
| K6 | VCC | | | | |
| K7 | GND | | | | |
| K8 | GND | | | | |
| K9 | GND | | | | |
| K10 | GND | | | | |
| K11 | VCC | | | | |
| K12 | VCCIB1 | | | | |
| K13 | IO73NPB1 | | | | |
| K14 | IO80NPB1 | | | | |
| K15 | IO74NPB1 | | | | |
| K16 | IO72NDB1 | | | | |
| L1 | IO159NDB3 | | | | |
| L2 | IO156NPB3 | | | | |
| L3 | IO151PPB3 | | | | |
| L4 | IO158PSB3 | | | | |
| L5 | VCCIB3 | | | | |
| L6 | GND | | | | |
| L7 | VCC | | | | |
| L8 | VCC | | | | |
| L9 | VCC | | | | |
| L10 | VCC | | | | |
| L11 | GND | | | | |
| L12 | VCCIB1 | | | | |
| L13 | GDB0/IO87NPB1 | | | | |
| L14 | IO85NDB1 | | | | |
| L15 | IO85PDB1 | | | | |
| L16 | IO84PDB1 | | | | |
| M1 | IO150PDB3 | | | | |
| M2 | IO151NPB3 | | | | |
| M3 | IO147NPB3 | | | | |
| M4 | GEC0/IO146NPB3 | | | | |
| | | | | | |

| FG256 | | | |
|------------|-----------------|--|--|
| Pin Number | A3P600 Function | | |
| M5 | VMV3 | | |
| M6 | VCCIB2 | | |
| M7 | VCCIB2 | | |
| M8 | IO117RSB2 | | |
| M9 | IO110RSB2 | | |
| M10 | VCCIB2 | | |
| M11 | VCCIB2 | | |
| M12 | VMV2 | | |
| M13 | IO94RSB2 | | |
| M14 | GDB1/IO87PPB1 | | |
| M15 | GDC1/IO86PDB1 | | |
| M16 | IO84NDB1 | | |
| N1 | IO150NDB3 | | |
| N2 | IO147PPB3 | | |
| N3 | GEC1/IO146PPB3 | | |
| N4 | IO140RSB2 | | |
| N5 | GNDQ | | |
| N6 | GEA2/IO143RSB2 | | |
| N7 | IO126RSB2 | | |
| N8 | IO120RSB2 | | |
| N9 | IO108RSB2 | | |
| N10 | IO103RSB2 | | |
| N11 | IO99RSB2 | | |
| N12 | GNDQ | | |
| N13 | IO92RSB2 | | |
| N14 | VJTAG | | |
| N15 | GDC0/IO86NDB1 | | |
| N16 | GDA1/IO88PDB1 | | |
| P1 | GEB1/IO145PDB3 | | |
| P2 | GEB0/IO145NDB3 | | |
| P3 | VMV2 | | |
| P4 | IO138RSB2 | | |
| P5 | IO136RSB2 | | |
| P6 | IO131RSB2 | | |
| P7 | IO124RSB2 | | |
| P8 | IO119RSB2 | | |

4-60 Revision 18



Package Pin Assignments

| FG484 | | |
|------------|------------------|--|
| Pin Number | A3P1000 Function | |
| Y15 | VCC | |
| Y16 | NC | |
| Y17 | NC | |
| Y18 | GND | |
| Y19 | NC | |
| Y20 | NC | |
| Y21 | NC | |
| Y22 | VCCIB1 | |
| AA1 | GND | |
| AA2 | VCCIB3 | |
| AA3 | NC | |
| AA4 | IO181RSB2 | |
| AA5 | IO178RSB2 | |
| AA6 | IO175RSB2 | |
| AA7 | IO169RSB2 | |
| AA8 | IO166RSB2 | |
| AA9 | IO160RSB2 | |
| AA10 | IO152RSB2 | |
| AA11 | IO146RSB2 | |
| AA12 | IO139RSB2 | |
| AA13 | IO133RSB2 | |
| AA14 | NC | |
| AA15 | NC | |
| AA16 | IO122RSB2 | |
| AA17 | IO119RSB2 | |
| AA18 | IO117RSB2 | |
| AA19 | NC | |
| AA20 | NC | |
| AA21 | VCCIB1 | |
| AA22 | GND | |
| AB1 | GND | |
| AB2 | GND | |
| AB3 | VCCIB2 | |
| AB4 | IO180RSB2 | |
| AB5 | IO176RSB2 | |
| AB6 | IO173RSB2 | |

| FG484 | | | |
|------------|------------------|--|--|
| Pin Number | A3P1000 Function | | |
| AB7 | IO167RSB2 | | |
| AB8 | IO162RSB2 | | |
| AB9 | IO156RSB2 | | |
| AB10 | IO150RSB2 | | |
| AB11 | IO145RSB2 | | |
| AB12 | IO144RSB2 | | |
| AB13 | IO132RSB2 | | |
| AB14 | IO127RSB2 | | |
| AB15 | IO126RSB2 | | |
| AB16 | IO123RSB2 | | |
| AB17 | IO121RSB2 | | |
| AB18 | IO118RSB2 | | |
| AB19 | NC | | |
| AB20 | VCCIB2 | | |
| AB21 | GND | | |
| AB22 | GND | | |

4-80 Revision 18



| Revision | Changes | Page |
|---------------------------------|--|------------|
| Revision 10 (September 2011) | The "In-System Programming (ISP) and Security" section and Security section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865). | I |
| | The value of 34 I/Os for the QN48 package in A3P030 was added to the "I/Os Per Package 1" section (SAR 33907). | III |
| | The Y security option and Licensed DPA Logo were added to the "ProASIC3 Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151). | IV |
| | The "Specifying I/O States During Programming" section is new (SAR 21281). | 1-7 |
| | In Table 2-2 • Recommended Operating Conditions 1, VPUMP programming voltage in programming mode was changed from "3.0 to 3.6" to "3.15 to 3.45" (SAR 30666). It was corrected in v2.0 of this datasheet in April 2007 but inadvertently changed back to "3.0 to 3.6 V" in v1.4 in August 2009. The following changes were made to Table 2-2 • Recommended Operating Conditions 1: VCCPLL analog power supply (PLL) was changed from "1.4 to 1.6" to "1.425 to | 2-2 |
| | 1.575" (SAR 33850). For VCCI and VMV, values for 3.3 V DC and 3.3 V DC Wide Range were corrected. The correct value for 3.3 V DC is "3.0 to 3.6 V" and the correct value for 3.3 V Wide Range is "2.7 to 3.6" (SAR 33848). | |
| | Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings was update to restore values to the correct columns. Previously the Slew Rate column was missing and data were aligned incorrectly (SAR 34034). | 2-24 |
| | The notes regarding drive strength in the "Summary of I/O Timing Characteristics – Default I/O Software Settings" section and "3.3 V LVCMOS Wide Range" section tables were revised for clarification. They now state that the minimum drive strength for the default software configuration when run in wide range is $\pm 100~\mu A$. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 25700). | 2-22, 2-39 |