

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	30000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	132-WFQFN
Supplier Device Package	132-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a3p030-qng132i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



User Nonvolatile FlashROM

ProASIC3 devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- · Internet protocol addressing (wireless or fixed)
- System calibration settings
- · Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- · Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- · Version management

The FlashROM is written using the standard ProASIC3 IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the A3P015 and A3P030 devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The ProASIC3 development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

ProASIC3 devices (except the A3P015 and A3P030 devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in A3P015 and A3P030 devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

ProASIC3 devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3 family contains six CCCs. One CCC (center west side) has a PLL. The A3P015 and A3P030 devices do not have a PLL.

The six CCC blocks are located at the four corners and the centers of the east and west sides.

All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

1-5 Revision 18



I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC®3 device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges.

In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-2 on page 2-5.

There are five regions to consider during power-up.

ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.2 V Ramping down: 0.5 V < trip_point_down < 1.1 V

VCC Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.1 V Ramping down: 0.5 V < trip_point_down < 1 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLLX exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V \pm 0.25 V), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/Down Behavior of Low Power Flash Devices" chapter of the *ProASIC3 FPGA Fabric User's Guide* for information on clock and lock recovery.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers

Output buffers, after 200 ns delay from input buffer activation.

Thermal Characteristics

Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ can be used to calculate junction temperature.

```
T_{.I} = Junction Temperature = \Delta T + T_A
```

where:

T_A = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient ΔT = θ_{ia} * P

 θ_{ia} = Junction-to-ambient of the package. θ_{ia} numbers are located in Table 2-5 on page 2-6.

P = Power dissipation



Table 2-9 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings Applicable to Standard Plus I/O Banks

	VMV (V)	Static Power PDC2 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
2.5 V LVCMOS	2.5	_	5.14
1.8 V LVCMOS	1.8	-	2.13
1.5 V LVCMOS (JESD8-11)	1.5	-	1.48
3.3 V PCI	3.3	-	18.13
3.3 V PCI-X	3.3	-	18.13

- 1. PDC2 is the static power (where applicable) measured on VMV.
- 2. PAC9 is the total dynamic power measured on VCC and VMV.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-10 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings Applicable to Standard I/O Banks

	VMV (V)	Static Power PDC2 (mW) ¹	Dynamic Power PAC9 (μW/MHz) ²
Single-Ended			
3.3 V LVTTL / 3.3 V LVCMOS	3.3	_	17.24
3.3 V LVCMOS Wide Range ³	3.3	_	17.24
2.5 V LVCMOS	2.5	_	5.19
1.8 V LVCMOS	1.8	_	2.18
1.5 V LVCMOS (JESD8-11)	1.5	_	1.52

Notes:

- 1. PDC2 is the static power (where applicable) measured on VMV.
- 2. PAC9 is the total dynamic power measured on VCC and VMV.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



Table 2-19 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions—Software Default Settings
Applicable to Standard Plus I/O Banks

		Equiv.			VIL	VIH		VOL	VOH		
I/O Standard	Drive Strength	Software Default Drive Strength Option ²	Slew Rate	Min V	Max V	Min V	Max V	Max V	Min V	IOL ¹ mA	IOH ¹ mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
3.3 V LVCMOS Wide Range ³	100 μΑ	12 mA	High	-0.3	0.8	2	3.6	0.2	VCCI - 0.2	0.1	0.1
2.5 V LVCMOS	12 mA	12 mA	High	-0.3	0.7	1.7	2.7	0.7	1.7	12	12
1.8 V LVCMOS	8 mA	8 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.9	0.45	VCCI – 0.45	8	8
1.5 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	1.6	0.25 * VCCI	0.75 * VCCI	4	4
3.3 V PCI		Per PCI specifications									
3.3 V PCI-X					Per PC	I-X specificat	ions				

- 1. Currents are measured at 85°C junction temperature.
- 2. 3.3 V LVCMOS wide range is applicable to 100 μ A drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.



Table 2-64 • 2.5 V LVCMOS High Slew
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	0.66	8.20	0.04	1.29	0.43	7.24	8.20	2.03	1.91	ns
	-1	0.56	6.98	0.04	1.10	0.36	6.16	6.98	1.73	1.62	ns
	-2	0.49	6.13	0.03	0.96	0.32	5.41	6.13	1.52	1.43	ns
4 mA	Std.	0.66	8.20	0.04	1.29	0.43	7.24	8.20	2.03	1.91	ns
	-1	0.56	6.98	0.04	1.10	0.36	6.16	6.98	1.73	1.62	ns
	-2	0.49	6.13	0.03	0.96	0.32	5.41	6.13	1.52	1.43	ns
6 mA	Std.	0.66	4.77	0.04	1.29	0.43	4.55	4.77	2.38	2.55	ns
	-1	0.56	4.05	0.04	1.10	0.36	3.87	4.05	2.03	2.17	ns
	-2	0.49	3.56	0.03	0.96	0.32	3.40	3.56	1.78	1.91	ns
8 mA	Std.	0.66	4.77	0.04	1.29	0.43	4.55	4.77	2.38	2.55	ns
	– 1	0.56	4.05	0.04	1.10	0.36	3.87	4.05	2.03	2.17	ns
	-2	0.49	3.56	0.03	0.96	0.32	3.40	3.56	1.78	1.91	ns

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-65 • 2.5 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Applicable to Standard I/O Banks

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	0.66	11.00	0.04	1.29	0.43	10.37	11.00	2.03	1.83	ns
	-1	0.56	9.35	0.04	1.10	0.36	8.83	9.35	1.73	1.56	ns
	-2	0.49	8.21	0.03	0.96	0.32	7.75	8.21	1.52	1.37	ns
4 mA	Std.	0.66	11.00	0.04	1.29	0.43	10.37	11.00	2.03	1.83	ns
	-1	0.56	9.35	0.04	1.10	0.36	8.83	9.35	1.73	1.56	ns
	-2	0.49	8.21	0.03	0.96	0.32	7.75	8.21	1.52	1.37	ns
6 mA	Std.	0.66	7.50	0.04	1.29	0.43	7.36	7.50	2.39	2.46	ns
	-1	0.56	6.38	0.04	1.10	0.36	6.26	6.38	2.03	2.10	ns
	-2	0.49	5.60	0.03	0.96	0.32	5.49	5.60	1.78	1.84	ns
8 mA	Std.	0.66	7.50	0.04	1.29	0.43	7.36	7.50	2.39	2.46	ns
	-1	0.56	6.38	0.04	1.10	0.36	6.26	6.38	2.03	2.10	ns
	-2	0.49	5.60	0.03	0.96	0.32	5.49	5.60	1.78	1.84	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear




Figure 2-16 • Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

2-71 Revision 18






Figure 2-21 • Input DDR Timing Diagram

Timing Characteristics

Table 2-102 • Input DDR Propagation Delays

Commercial-Case Conditions: T_J = 70°C, Worst Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.27	0.31	0.37	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.39	0.44	0.52	ns
t _{DDRISUD}	Data Setup for Input DDR (Fall)	0.25	0.28	0.33	ns
	Data Setup for Input DDR (Rise)	0.25	0.28	0.33	ns
t _{DDRIHD}	Data Hold for Input DDR (Fall)	0.00	0.00	0.00	ns
	Data Hold for Input DDR (Rise)	0.00	0.00	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.46	0.53	0.62	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.57	0.65	0.76	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal time for Input DDR	0.00	0.00	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery time for Input DDR	0.22	0.25	0.30	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.22	0.25	0.30	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width High for Input DDR		0.41	0.48	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width Low for Input DDR	0.32	0.37	0.43	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	350	309	263	MHz

Note: For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-6 for derating values.



Table 2-113 • A3P600 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		_	-2		-1	St		
Parameter	Description	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	0.87	1.09	0.99	1.24	1.17	1.46	ns
t _{RCKH}	Input High Delay for Global Clock	0.86	1.11	0.98	1.27	1.15	1.49	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	0.75		0.85		1.00		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	0.85		0.96		1.13		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.26		0.29		0.34	ns

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-114 • A3P1000 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		-	-2		·1	S		
Parameter	Description	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	0.94	1.16	1.07	1.32	1.26	1.55	ns
t _{RCKH}	Input High Delay for Global Clock	0.93	1.19	1.06	1.35	1.24	1.59	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	0.75		0.85		1.00		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	0.85		0.96		1.13		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.26		0.29		0.35	ns


Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-89 Revision 18



QN48 – Bottom View



Note: The die attach paddle center of the package is tied to ground (GND).

Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.



QN132						
Pin Number	A3P125 Function					
A1	GAB2/IO69RSB1					
A2	IO130RSB1					
A3	VCCIB1					
A4	GFC1/IO126RSB1					
A5	GFB0/IO123RSB1					
A6	VCCPLF					
A7	GFA1/IO121RSB1					
A8	GFC2/IO118RSB1					
A9	IO115RSB1					
A10	VCC					
A11	GEB1/IO110RSB1					
A12	GEA0/IO107RSB1					
A13	GEC2/IO104RSB1					
A14	IO100RSB1					
A15	VCC					
A16	IO99RSB1					
A17	IO96RSB1					
A18	IO94RSB1					
A19	IO91RSB1					
A20	IO85RSB1					
A21	IO79RSB1					
A22	VCC					
A23	GDB2/IO71RSB1					
A24	TDI					
A25	TRST					
A26	GDC1/IO61RSB0					
A27	VCC					
A28	IO60RSB0					
A29	GCC2/IO59RSB0					
A30	GCA2/IO57RSB0					
A31	GCA0/IO56RSB0					
A32	GCB1/IO53RSB0					
A33	IO49RSB0					
A34	VCC					
A35	IO44RSB0					
A36	GBA2/IO41RSB0					

	QN132
Pin Number	A3P125 Function
A37	GBB1/IO38RSB0
A38	GBC0/IO35RSB0
A39	VCCIB0
A40	IO28RSB0
A41	IO22RSB0
A42	IO18RSB0
A43	IO14RSB0
A44	IO11RSB0
A45	IO07RSB0
A46	VCC
A47	GAC1/IO05RSB0
A48	GAB0/IO02RSB0
B1	IO68RSB1
B2	GAC2/IO131RSB1
В3	GND
B4	GFC0/IO125RSB1
B5	VCOMPLF
В6	GND
В7	GFB2/IO119RSB1
B8	IO116RSB1
В9	GND
B10	GEB0/IO109RSB1
B11	VMV1
B12	GEB2/IO105RSB1
B13	IO101RSB1
B14	GND
B15	IO98RSB1
B16	IO95RSB1
B17	GND
B18	IO87RSB1
B19	IO81RSB1
B20	GND
B21	GNDQ
B22	TMS
B23	TDO
B24	GDC0/IO62RSB0

QN132					
Pin Number	A3P125 Function				
B25					
	GND				
B26	NC NC				
B27	GCB2/IO58RSB0				
B28	GND				
B29	GCB0/IO54RSB0				
B30	GCC1/IO51RSB0				
B31	GND				
B32	GBB2/IO43RSB0				
B33	VMV0				
B34	GBA0/IO39RSB0				
B35	GBC1/IO36RSB0				
B36	GND				
B37	IO26RSB0				
B38	IO21RSB0				
B39	GND				
B40	IO13RSB0				
B41	IO08RSB0				
B42	GND				
B43	GAC0/IO04RSB0				
B44	GNDQ				
C1	GAA2/IO67RSB1				
C2	IO132RSB1				
C3	VCC				
C4	GFB1/IO124RSB1				
C5	GFA0/IO122RSB1				
C6	GFA2/IO120RSB1				
C7	IO117RSB1				
C8	VCCIB1				
C9	GEA1/IO108RSB1				
C10	GNDQ				
C11	GEA2/IO106RSB1				
C12	IO103RSB1				
C13	VCCIB1				
C14	IO97RSB1				
C15	IO93RSB1				
C16	IO89RSB1				



TQ144	
Pin Number	A3P060 Function
1	GAA2/IO51RSB1
2	IO52RSB1
3	GAB2/IO53RSB1
4	IO95RSB1
5	GAC2/IO94RSB1
6	IO93RSB1
7	IO92RSB1
8	IO91RSB1
9	VCC
10	GND
11	VCCIB1
12	IO90RSB1
13	GFC1/IO89RSB1
14	GFC0/IO88RSB1
15	GFB1/IO87RSB1
16	GFB0/IO86RSB1
17	VCOMPLF
18	GFA0/IO85RSB1
19	VCCPLF
20	GFA1/IO84RSB1
21	GFA2/IO83RSB1
22	GFB2/IO82RSB1
23	GFC2/IO81RSB1
24	IO80RSB1
25	IO79RSB1
26	IO78RSB1
27	GND
28	VCCIB1
29	GEC1/IO77RSB1
30	GEC0/IO76RSB1
31	GEB1/IO75RSB1
32	GEB0/IO74RSB1
33	GEA1/IO73RSB1
34	GEA0/IO72RSB1
35	VMV1
36	GNDQ

TQ144	
Pin Number	A3P060 Function
37	NC
38	GEA2/IO71RSB1
39	GEB2/IO70RSB1
40	GEC2/IO69RSB1
41	IO68RSB1
42	IO67RSB1
43	IO66RSB1
44	IO65RSB1
45	VCC
46	GND
47	VCCIB1
48	NC
49	IO64RSB1
50	NC
51	IO63RSB1
52	NC
53	IO62RSB1
54	NC
55	IO61RSB1
56	NC
57	NC
58	IO60RSB1
59	IO59RSB1
60	IO58RSB1
61	IO57RSB1
62	NC
63	GND
64	NC
65	GDC2/IO56RSB1
66	GDB2/IO55RSB1
67	GDA2/IO54RSB1
68	GNDQ
69	TCK
70	TDI
71	TMS
72	VMV1

TQ144	
Pin Number	
73	VPUMP
74	NC
75	TDO
76	TRST
77	VJTAG
78	GDA0/IO50RSB0
79	GDB0/IO48RSB0
80	GDB1/IO47RSB0
81	VCCIB0
82	GND
83	IO44RSB0
84	GCC2/IO43RSB0
85	GCB2/IO42RSB0
86	GCA2/IO41RSB0
87	GCA0/IO40RSB0
88	GCA1/IO39RSB0
89	GCB0/IO38RSB0
90	GCB1/IO37RSB0
91	GCC0/IO36RSB0
92	GCC1/IO35RSB0
93	IO34RSB0
94	IO33RSB0
95	NC
96	NC
97	NC
98	VCCIB0
99	GND
100	VCC
101	IO30RSB0
102	GBC2/IO29RSB0
103	IO28RSB0
104	GBB2/IO27RSB0
105	IO26RSB0
106	GBA2/IO25RSB0
107	VMV0
108	GNDQ

4-24 Revision 18



	PQ208	
Pin Number	A3P250 Function	
1	GND	
2	GAA2/IO118UDB3	
3	IO118VDB3	
4	GAB2/IO117UDB3	
5	IO117VDB3	
6	GAC2/IO116UDB3	
7	IO116VDB3	
8	IO115UDB3	
9	IO115VDB3	
10	IO114UDB3	
11	IO114VDB3	
12	IO113PDB3	
13	IO113NDB3	
14	IO112PDB3	
15	IO112NDB3	
16	VCC	
17	GND	
18	VCCIB3	
19	IO111PDB3	
20	IO111NDB3	
21	GFC1/IO110PDB3	
22	GFC0/IO110NDB3	
23	GFB1/IO109PDB3	
24	GFB0/IO109NDB3	
25	VCOMPLF	
26	GFA0/IO108NPB3	
27	VCCPLF	
28	GFA1/IO108PPB3	
29	GND	
30	GFA2/IO107PDB3	
31	IO107NDB3	
32	GFB2/IO106PDB3	
33	IO106NDB3	
34	GFC2/IO105PDB3	
35	IO105NDB3	
36	NC	

PQ208	
Pin Number	A3P250 Function
37	IO104PDB3
38	IO104NDB3
39	IO103PSB3
40	VCCIB3
41	GND
42	IO101PDB3
43	IO101NDB3
44	GEC1/IO100PDB3
45	GEC0/IO100NDB3
46	GEB1/IO99PDB3
47	GEB0/IO99NDB3
48	GEA1/IO98PDB3
49	GEA0/IO98NDB3
50	VMV3
51	GNDQ
52	GND
53	NC
54	NC
55	GEA2/IO97RSB2
56	GEB2/IO96RSB2
57	GEC2/IO95RSB2
58	IO94RSB2
59	IO93RSB2
60	IO92RSB2
61	IO91RSB2
62	VCCIB2
63	IO90RSB2
64	IO89RSB2
65	GND
66	IO88RSB2
67	IO87RSB2
68	IO86RSB2
69	IO85RSB2
70	IO84RSB2
71	VCC
72	VCCIB2

PQ208	
Pin Number A3P250 Function	
73	IO83RSB2
73	IO82RSB2
75	IO81RSB2
76	.000.1022
77	IO79RSB2
78	IO78RSB2
79	IO77RSB2
80	IO76RSB2
81	GND
82	IO75RSB2
83	IO74RSB2
84	IO73RSB2
85	IO72RSB2
86	IO71RSB2
87	IO70RSB2
88	VCC
89	VCCIB2
90	IO69RSB2
91	IO68RSB2
92	IO67RSB2
93	IO66RSB2
94	IO65RSB2
95	IO64RSB2
96	GDC2/IO63RSB2
97	GND
98	GDB2/IO62RSB2
99	GDA2/IO61RSB2
100	GNDQ
101	TCK
102	TDI
103	TMS
104	VMV2
105	GND
106	VPUMP
107	NC
108	TDO



PQ208	
Pin Number	A3P400 Function
109	TRST
110	VJTAG
111	GDA0/IO79VDB1
112	GDA1/IO79UDB1
113	GDB0/IO78VDB1
114	GDB1/IO78UDB1
115	GDC0/IO77VDB1
116	GDC1/IO77UDB1
117	IO76VDB1
118	IO76UDB1
119	IO75NDB1
120	IO75PDB1
121	IO74RSB1
122	GND
123	VCCIB1
124	NC
125	NC
126	VCC
127	IO72NDB1
128	GCC2/IO72PDB1
129	GCB2/IO71PSB1
130	GND
131	GCA2/IO70PSB1
132	GCA1/IO69PDB1
133	GCA0/IO69NDB1
134	GCB0/IO68NDB1
135	GCB1/IO68PDB1
136	GCC0/IO67NDB1
137	GCC1/IO67PDB1
138	IO66NDB1
139	IO66PDB1
140	VCCIB1
141	GND
142	VCC
143	IO65RSB1
144	IO64NDB1

PQ208	
Pin Number	A3P400 Function
145	IO64PDB1
146	IO63NDB1
147	IO63PDB1
148	IO62NDB1
149	GBC2/IO62PDB1
150	IO61NDB1
151	GBB2/IO61PDB1
152	IO60NDB1
153	GBA2/IO60PDB1
154	VMV1
155	GNDQ
156	GND
157	VMV0
158	GBA1/IO59RSB0
159	GBA0/IO58RSB0
160	GBB1/IO57RSB0
161	GBB0/IO56RSB0
162	GND
163	GBC1/IO55RSB0
164	GBC0/IO54RSB0
165	IO52RSB0
166	IO49RSB0
167	IO46RSB0
168	IO43RSB0
169	IO40RSB0
170	VCCIB0
171	VCC
172	IO36RSB0
173	IO35RSB0
174	IO34RSB0
175	IO33RSB0
176	IO32RSB0
177	IO31RSB0
178	GND
179	IO29RSB0
180	IO28RSB0

PQ208	
Pin Number	A3P400 Function
181	IO27RSB0
182	IO26RSB0
183	IO25RSB0
184	IO24RSB0
185	IO23RSB0
186	VCCIB0
187	VCC
188	IO21RSB0
189	IO20RSB0
190	IO19RSB0
191	IO18RSB0
192	IO17RSB0
193	IO16RSB0
194	IO15RSB0
195	GND
196	IO13RSB0
197	IO11RSB0
198	IO09RSB0
199	IO07RSB0
200	VCCIB0
201	GAC1/IO05RSB0
202	GAC0/IO04RSB0
203	GAB1/IO03RSB0
204	GAB0/IO02RSB0
205	GAA1/IO01RSB0
206	GAA0/IO00RSB0
207	GNDQ
208	VMV0

4-34 Revision 18



PQ208	
Pin Number	A3P600 Function
1	GND
2	GAA2/IO174PDB3
3	IO174NDB3
4	GAB2/IO173PDB3
5	IO173NDB3
6	GAC2/IO172PDB3
7	IO172NDB3
8	IO171PDB3
9	IO171NDB3
10	IO170PDB3
11	IO170NDB3
12	IO169PDB3
13	IO169NDB3
14	IO168PDB3
15	IO168NDB3
16	VCC
17	GND
18	VCCIB3
19	IO166PDB3
20	IO166NDB3
21	GFC1/IO164PDB3
22	GFC0/IO164NDB3
23	GFB1/IO163PDB3
24	GFB0/IO163NDB3
25	VCOMPLF
26	GFA0/IO162NPB3
27	VCCPLF
28	GFA1/IO162PPB3
29	GND
30	GFA2/IO161PDB3
31	IO161NDB3
32	GFB2/IO160PDB3
33	IO160NDB3
34	GFC2/IO159PDB3
35	IO159NDB3
36	VCC

PQ208	
Pin Number	A3P600 Function
37	IO152PDB3
38	IO152NDB3
39	IO150PSB3
40	VCCIB3
41	GND
42	IO147PDB3
43	IO147NDB3
44	GEC1/IO146PDB3
45	GEC0/IO146NDB3
46	GEB1/IO145PDB3
47	GEB0/IO145NDB3
48	GEA1/IO144PDB3
49	GEA0/IO144NDB3
50	VMV3
51	GNDQ
52	GND
53	VMV2
54	GEA2/IO143RSB2
55	GEB2/IO142RSB2
56	GEC2/IO141RSB2
57	IO140RSB2
58	IO139RSB2
59	IO138RSB2
60	IO137RSB2
61	IO136RSB2
62	VCCIB2
63	IO135RSB2
64	IO133RSB2
65	GND
66	IO131RSB2
67	IO129RSB2
68	IO127RSB2
69	IO125RSB2
70	IO123RSB2
71	VCC
72	VCCIB2

PQ208	
Pin Number	A3P600 Function
73	IO120RSB2
74	IO119RSB2
75	IO118RSB2
76	IO117RSB2
77	IO116RSB2
78	IO115RSB2
79	IO114RSB2
80	IO112RSB2
81	GND
82	IO111RSB2
83	IO110RSB2
84	IO109RSB2
85	IO108RSB2
86	IO107RSB2
87	IO106RSB2
88	VCC
89	VCCIB2
90	IO104RSB2
91	IO102RSB2
92	IO100RSB2
93	IO98RSB2
94	IO96RSB2
95	IO92RSB2
96	GDC2/IO91RSB2
97	GND
98	GDB2/IO90RSB2
99	GDA2/IO89RSB2
100	GNDQ
101	TCK
102	TDI
103	TMS
104	VMV2
105	GND
106	VPUMP
107	GNDQ
108	TDO



FG144	
Pin Number	A3P125 Function
A1	GNDQ
A2	VMV0
A3	GAB0/IO02RSB0
A4	GAB1/IO03RSB0
A5	IO11RSB0
A6	GND
A7	IO18RSB0
A8	VCC
A9	IO25RSB0
A10	GBA0/IO39RSB0
A11	GBA1/IO40RSB0
A12	GNDQ
B1	GAB2/IO69RSB1
B2	GND
В3	GAA0/IO00RSB0
B4	GAA1/IO01RSB0
B5	IO08RSB0
B6	IO14RSB0
B7	IO19RSB0
B8	IO22RSB0
B9	GBB0/IO37RSB0
B10	GBB1/IO38RSB0
B11	GND
B12	VMV0
C1	IO132RSB1
C2	GFA2/IO120RSB1
C3	GAC2/IO131RSB1
C4	VCC
C5	IO10RSB0
C6	IO12RSB0
C7	IO21RSB0
C8	IO24RSB0
C9	IO27RSB0
C10	GBA2/IO41RSB0
C11	IO42RSB0
C12	GBC2/IO45RSB0

F	G144
Pin Number	A3P125 Function
D1	IO128RSB1
D2	IO129RSB1
D3	IO130RSB1
D4	GAA2/IO67RSB1
D5	GAC0/IO04RSB0
D6	GAC1/IO05RSB0
D7	GBC0/IO35RSB0
D8	GBC1/IO36RSB0
D9	GBB2/IO43RSB0
D10	IO28RSB0
D11	IO44RSB0
D12	GCB1/IO53RSB0
E1	VCC
E2	GFC0/IO125RSB1
E3	GFC1/IO126RSB1
E4	VCCIB1
E5	IO68RSB1
E6	VCCIB0
E7	VCCIB0
E8	GCC1/IO51RSB0
E9	VCCIB0
E10	VCC
E11	GCA0/IO56RSB0
E12	IO46RSB0
F1	GFB0/IO123RSB1
F2	VCOMPLF
F3	GFB1/IO124RSB1
F4	IO127RSB1
F5	GND
F6	GND
F7	GND
F8	GCC0/IO52RSB0
F9	GCB0/IO54RSB0
F10	GND
F11	GCA1/IO55RSB0
F12	GCA2/IO57RSB0

F	G144
Pin Number	A3P125 Function
G1	GFA1/IO121RSB1
G2	GND
G3	VCCPLF
G4	GFA0/IO122RSB1
G5	GND
G6	GND
G7	GND
G8	GDC1/IO61RSB0
G9	IO48RSB0
G10	GCC2/IO59RSB0
G11	IO47RSB0
G12	GCB2/IO58RSB0
H1	VCC
H2	GFB2/IO119RSB1
H3	GFC2/IO118RSB1
H4	GEC1/IO112RSB1
H5	VCC
H6	IO50RSB0
H7	IO60RSB0
H8	GDB2/IO71RSB1
H9	GDC0/IO62RSB0
H10	VCCIB0
H11	IO49RSB0
H12	VCC
J1	GEB1/IO110RSB1
J2	IO115RSB1
J3	VCCIB1
J4	GEC0/IO111RSB1
J5	IO116RSB1
J6	IO117RSB1
J7	VCC
J8	TCK
J9	GDA2/IO70RSB1
J10	TDO
J11	GDA1/IO65RSB0
J12	GDB1/IO63RSB0

4-42 Revision 18



	FG144
Pin Number	A3P1000 Function
K1	GEB0/IO189NDB3
K2	GEA1/IO188PDB3
K3	GEA0/IO188NDB3
K4	GEA2/IO187RSB2
K5	IO169RSB2
K6	IO152RSB2
K7	GND
K8	IO117RSB2
K9	GDC2/IO116RSB2
K10	GND
K11	GDA0/IO113NDB1
K12	GDB0/IO112NDB1
L1	GND
L2	VMV3
L3	GEB2/IO186RSB2
L4	IO172RSB2
L5	VCCIB2
L6	IO153RSB2
L7	IO144RSB2
L8	IO140RSB2
L9	TMS
L10	VJTAG
L11	VMV2
L12	TRST
M1	GNDQ
M2	GEC2/IO185RSB2
M3	IO173RSB2
M4	IO168RSB2
M5	IO161RSB2
M6	IO156RSB2
M7	IO145RSB2
M8	IO141RSB2
M9	TDI
M10	VCCIB2
M11	VPUMP
M12	GNDQ



	FG256
Pin Number	A3P400 Function
A1	GND
A2	GAA0/IO00RSB0
A3	GAA1/IO01RSB0
A4	GAB0/IO02RSB0
A5	IO16RSB0
A6	IO17RSB0
A7	IO22RSB0
A8	IO28RSB0
A9	IO34RSB0
A10	IO37RSB0
A11	IO41RSB0
A12	IO43RSB0
A13	GBB1/IO57RSB0
A14	GBA0/IO58RSB0
A15	GBA1/IO59RSB0
A16	GND
B1	GAB2/IO154UDB3
B2	GAA2/IO155UDB3
В3	IO12RSB0
B4	GAB1/IO03RSB0
B5	IO13RSB0
В6	IO14RSB0
В7	IO21RSB0
В8	IO27RSB0
В9	IO32RSB0
B10	IO38RSB0
B11	IO42RSB0
B12	GBC1/IO55RSB0
B13	GBB0/IO56RSB0
B14	IO44RSB0
B15	GBA2/IO60PDB1
B16	IO60NDB1
C1	IO154VDB3
C2	IO155VDB3
C3	IO11RSB0
C4	IO07RSB0

Pin Number A3P400 Function C5 GACO/IO04RSB0 C6 GAC1/IO05RSB0 C7 IO20RSB0 C8 IO24RSB0 C9 IO33RSB0 C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB	FG256	
C5 GAC0/IO04RSB0 C6 GAC1/IO05RSB0 C7 IO20RSB0 C8 IO24RSB0 C9 IO33RSB0 C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 <th>Din Number</th> <th></th>	Din Number	
C6 GAC1/IO05RSB0 C7 IO20RSB0 C8 IO24RSB0 C9 IO33RSB0 C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3		
C7 IO20RSB0 C8 IO24RSB0 C9 IO33RSB0 C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0		
C8 IO24RSB0 C9 IO33RSB0 C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0		GAC1/IO05RSB0
C9 IO33RSB0 C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C7	IO20RSB0
C10 IO39RSB0 C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C8	IO24RSB0
C11 IO45RSB0 C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C9	IO33RSB0
C12 GBC0/IO54RSB0 C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C10	IO39RSB0
C13 IO48RSB0 C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C11	IO45RSB0
C14 VMV0 C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C12	GBC0/IO54RSB0
C15 IO61NPB1 C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C13	IO48RSB0
C16 IO63PDB1 D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C14	VMV0
D1 IO151VDB3 D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C15	IO61NPB1
D2 IO151UDB3 D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0	C16	IO63PDB1
D3 GAC2/IO153UDB3 D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D1	IO151VDB3
D4 IO06RSB0 D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D2	IO151UDB3
D5 GNDQ D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D3	GAC2/IO153UDB3
D6 IO10RSB0 D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D4	IO06RSB0
D7 IO19RSB0 D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D5	GNDQ
D8 IO26RSB0 D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D6	IO10RSB0
D9 IO30RSB0 D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D7	IO19RSB0
D10 IO40RSB0 D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D8	IO26RSB0
D11 IO46RSB0 D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D9	IO30RSB0
D12 GNDQ D13 IO47RSB0 D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D10	IO40RSB0
D13	D11	IO46RSB0
D14 GBB2/IO61PPB1 D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D12	GNDQ
D15 IO53RSB0 D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D13	IO47RSB0
D16 IO63NDB1 E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D14	GBB2/IO61PPB1
E1 IO150PDB3 E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D15	IO53RSB0
E2 IO08RSB0 E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	D16	IO63NDB1
E3 IO153VDB3 E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	E1	IO150PDB3
E4 IO152VDB3 E5 VMV0 E6 VCCIB0 E7 VCCIB0	E2	IO08RSB0
E5 VMV0 E6 VCCIB0 E7 VCCIB0	E3	IO153VDB3
E6 VCCIB0 E7 VCCIB0	E4	IO152VDB3
E7 VCCIB0	E5	VMV0
	E6	VCCIB0
E8 IO25RSB0	E7	VCCIB0
	E8	IO25RSB0

	FG256
Pin Number	A3P400 Function
E9	IO31RSB0
E10	VCCIB0
E11	VCCIB0
E12	VMV1
E13	GBC2/IO62PDB1
E14	IO65RSB1
E15	IO52RSB0
E16	IO66PDB1
F1	IO150NDB3
F2	IO149NPB3
F3	IO09RSB0
F4	IO152UDB3
F5	VCCIB3
F6	GND
F7	VCC
F8	VCC
F9	VCC
F10	VCC
F11	GND
F12	VCCIB1
F13	IO62NDB1
F14	IO49RSB0
F15	IO64PPB1
F16	IO66NDB1
G1	IO148NDB3
G2	IO148PDB3
G3	IO149PPB3
G4	GFC1/IO147PPB3
G5	VCCIB3
G6	VCC
G7	GND
G8	GND
G9	GND
G10	GND
G11	VCC
G12	VCCIB1

4-56 Revision 18



50050	
D' N . I	FG256
Pin Number	A3P600 Function
P9	IO107RSB2
P10	IO104RSB2
P11	IO97RSB2
P12	VMV1
P13	TCK
P14	VPUMP
P15	TRST
P16	GDA0/IO88NDB1
R1	GEA1/IO144PDB3
R2	GEA0/IO144NDB3
R3	IO139RSB2
R4	GEC2/IO141RSB2
R5	IO132RSB2
R6	IO127RSB2
R7	IO121RSB2
R8	IO114RSB2
R9	IO109RSB2
R10	IO105RSB2
R11	IO98RSB2
R12	IO96RSB2
R13	GDB2/IO90RSB2
R14	TDI
R15	GNDQ
R16	TDO
T1	GND
T2	IO137RSB2
Т3	GEB2/IO142RSB2
T4	IO134RSB2
T5	IO125RSB2
T6	IO123RSB2
T7	IO118RSB2
Т8	IO115RSB2
Т9	IO111RSB2
T10	IO106RSB2
T11	IO102RSB2
T12	GDC2/IO91RSB2

FG256	
Pin Number	A3P600 Function
T13	IO93RSB2
T14	GDA2/IO89RSB2
T15	TMS
T16	GND

Datasheet Information

Revision	Changes	Page
Revision 5 (Aug 2008) DC and Switching Characteristics v1.3	TJ, Maximum Junction Temperature, was changed to 100° from 110° in the "Thermal Characteristics" section and EQ 1. The calculated result of Maximum Power Allowed has thus changed to 1.463 W from 1.951 W.	2-6
	Values for the A3P015 device were added to Table 2-7 • Quiescent Supply Current Characteristics.	2-7
	Values for the A3P015 device were added to Table 2-14 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices. P _{AC14} was removed. Table 2-15 • Different Components Contributing to the Static Power Consumption in ProASIC3 Devices is new.	2-11, 2-12
	The "PLL Contribution—PPLL" section was updated to change the P_{PLL} formula from $P_{AC13} + P_{AC14} * F_{CLKOUT}$ to $P_{DC4} + P_{AC13} * F_{CLKOUT}$.	2-14
	Both fall and rise values were included for t_{DDRISUD} and t_{DDRIHD} in Table 2-102 • Input DDR Propagation Delays.	2-78
	Table 2-107 • A3P015 Global Resource is new.	2-86
	The typical value for Delay Increments in Programmable Delay Blocks was changed from 160 to 200 in Table 2-115 • ProASIC3 CCC/PLL Specification.	2-90
Revision 4 (Jun 2008) DC and Switching Characteristics v1.2	Table note references were added to Table 2-2 • Recommended Operating Conditions 1, and the order of the table notes was changed.	2-2
	The title for Table 2-4 • Overshoot and Undershoot Limits 1 was modified to remove "as measured on quiet I/Os." Table note 1 was revised to remove "estimated SSO density over cycles." Table note 2 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os."	2-3
	The "Power per I/O Pin" section was updated to include 3 additional tables pertaining to input buffer power and output buffer power.	2-7
	Table 2-29 • I/O Output Buffer Maximum Resistances 1 was revised to include values for 3.3 V PCI/PCI-X.	2-27
	Table 2-90 • LVDS Minimum and Maximum DC Input and Output Levels was updated.	2-66
Revision 3 (Jun 2008) Packaging v1.3	Pin numbers were added to the "QN68 – Bottom View" package diagram. Note 2 was added below the diagram.	4-3
	The "QN132 – Bottom View" package diagram was updated to include D1 to D4. In addition, note 1 was changed from top view to bottom view, and note 2 is new.	4-6
Revision 2 (Feb 2008) Product Brief v1.0	This document was divided into two sections and given a version number, starting at v1.0. The first section of the document includes features, benefits, ordering information, and temperature and speed grade offerings. The second section is a device family overview.	N/A
	This document was updated to include A3P015 device information. QN68 is a new package that was added because it is offered in the A3P015. The following sections were updated:	N/A
	"Features and Benefits" "ProASIC3 Ordering Information"	
	"Temperature Grade Offerings"	
	"ProASIC3 Flash Family FPGAs"	
	"A3P015 and A3P030" note	
	Introduction and Overview (NA)	

5-7 Revision 18



Revision	Changes	Page
v2.0 (continued)	Table 3-20 • Summary of I/O Timing Characteristics—Software Default Settings (Advanced) and Table 3-21 • Summary of I/O Timing Characteristics—Software Default Settings (Standard Plus) were updated.	3-20 to 3-20
	Table 3-11 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices was updated.	3-9
	Table 3-24 • I/O Output Buffer Maximum Resistances1 (Advanced) and Table 3-25 • I/O Output Buffer Maximum Resistances1 (Standard Plus) were updated.	3-22 to 3-22
	Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions was updated.	3-18
	Table 3-28 • I/O Short Currents IOSH/IOSL (Advanced) and Table 3-29 • I/O Short Currents IOSH/IOSL (Standard Plus) were updated.	3-24 to 3-26
	The note in Table 3-32 • I/O Input Rise Time, Fall Time, and Related I/O Reliability was updated.	3-27
	Figure 3-33 • Write Access After Write onto Same Address, Figure 3-34 • Read Access After Write onto Same Address, and Figure 3-35 • Write Access After Read onto Same Address are new.	3-82 to 3-84
	Figure 3-43 • Timing Diagram was updated.	3-96
	Ambient was deleted from the "Speed Grade and Temperature Grade Matrix".	iv
	Notes were added to the package diagrams identifying if they were top or bottom view.	N/A
	The A3P030 "132-Pin QFN" table is new.	4-2
	The A3P060 "132-Pin QFN" table is new.	4-4
	The A3P125 "132-Pin QFN" table is new.	4-6
	The A3P250 "132-Pin QFN" table is new.	4-8
	The A3P030 "100-Pin VQFP" table is new.	4-11
Advance v0.7 (January 2007)	In the "I/Os Per Package" table, the I/O numbers were added for A3P060, A3P125, and A3P250. The A3P030-VQ100 I/O was changed from 79 to 77.	ii
Advance v0.6 (April 2006)	The term flow-through was changed to pass-through.	N/A
	Table 1 was updated to include the QN132.	ii
	The "I/Os Per Package" table was updated with the QN132. The footnotes were also updated. The A3P400-FG144 I/O count was updated.	ii
	"Automotive ProASIC3 Ordering Information" was updated with the QN132.	iii
	"Temperature Grade Offerings" was updated with the QN132.	iii
	B-LVDS and M-LDVS are new I/O standards added to the datasheet.	N/A
	The term flow-through was changed to pass-through.	N/A
	Figure 2-7 • Efficient Long-Line Resources was updated.	2-7
	The footnotes in Figure 2-15 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT were updated.	2-16
	The Delay Increments in the Programmable Delay Blocks specification in Figure 2-24 • ProASIC3E CCC Options.	2-24
	The "SRAM and FIFO" section was updated.	2-21