



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | eZ8 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | IrDA, UART/USART |
| Peripherals | Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 1KB (1K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 16 x 8 |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.173", 4.40mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z8f011ahj020eg |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2012 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore! and Z8 Encore! XP are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

Z8 Encore! XP[®] F082A Series Product Specification

| Table 119. | Additional Symbols 207 |
|------------|---|
| Table 120. | Arithmetic Instructions |
| Table 121. | Bit Manipulation Instructions |
| Table 122. | Block Transfer Instructions |
| Table 123. | CPU Control Instructions |
| Table 124. | Load Instructions |
| Table 125. | Logical Instructions |
| Table 126. | Program Control Instructions 211 |
| Table 127. | Rotate and Shift Instructions 211 |
| Table 128. | eZ8 CPU Instruction Summary 212 |
| Table 129. | Opcode Map Abbreviations 223 |
| Table 130. | Absolute Maximum Ratings |
| Table 131. | DC Characteristics |
| Table 132. | Power Consumption |
| Table 133. | AC Characteristics |
| Table 134. | Internal Precision Oscillator Electrical Characteristics |
| Table 135. | Power-On Reset and Voltage Brown-Out Electrical Characteristics |
| | and Timing |
| Table 136. | Flash Memory Electrical Characteristics and Timing 234 |
| Table 137. | Watchdog Timer Electrical Characteristics and Timing 235 |
| Table 138. | Non-Volatile Data Storage |
| Table 139. | Analog-to-Digital Converter Electrical Characteristics and Timing 236 |
| Table 140. | Low Power Operational Amplifier Electrical Characteristics 238 |
| Table 141. | Comparator Electrical Characteristics |
| Table 142. | Temperature Sensor Electrical Characteristics |
| Table 143. | GPIO Port Input Timing |
| Table 144. | GPIO Port Output Timing |
| Table 145. | On-Chip Debugger Timing |
| Table 146. | UART Timing With CTS |
| Table 147. | UART Timing Without CTS 244 |
| Table 148. | Z8 Encore! XP F082A Series Ordering Matrix |

tor address. Following Stop Mode Recovery, the STOP bit in the Reset Status (RSTSTAT) Register is set to 1. Table 10 lists the Stop Mode Recovery sources and resulting actions. The text following provides more detailed information about each of the Stop Mode Recovery sources.

| Operating Mode | Stop Mode Recovery Source | Action |
|----------------|---|--|
| STOP Mode | Watchdog Timer time-out when configured for Reset | Stop Mode Recovery |
| | Watchdog Timer time-out when configured for interrupt | Stop Mode Recovery followed by interrupt (if interrupts are enabled) |
| | Data transition on any GPIO port pin enabled as a Stop Mode Recovery source | Stop Mode Recovery |
| | Assertion of external RESET Pin | System Reset |
| | Debug Pin driven Low | System Reset |

Table 10. Stop Mode Recovery Sources and Resulting Action

Stop Mode Recovery Using Watchdog Timer Time-Out

If the Watchdog Timer times out during STOP Mode, the device undergoes a Stop Mode Recovery sequence. In the Reset Status (RSTSTAT) Register, the WDT and STOP bits are set to 1. If the Watchdog Timer is configured to generate an interrupt upon time-out and the Z8 Encore! XP F082A Series device is configured to respond to interrupts, the eZ8 CPU services the Watchdog Timer interrupt request following the normal Stop Mode Recovery sequence.

Stop Mode Recovery Using a GPIO Port Pin Transition

Each of the GPIO port pins may be configured as a Stop Mode Recovery input source. On any GPIO pin enabled as a Stop Mode Recovery source, a change in the input pin value (from High to Low or from Low to High) initiates Stop Mode Recovery.

• Note: SMR pulses shorter than specified do not trigger a recovery (see <u>Table 135</u> on page 233). In this instance, the STOP bit in the Reset Status (RSTSTAT) Register is set to 1.

Caution: In STOP Mode, the GPIO Port Input Data registers (PxIN) are disabled. The Port Input Data registers record the Port transition only if the signal stays on the Port pin through the end of the Stop Mode Recovery delay. As a result, short pulses on the Port pin can initiate Stop Mode Recovery without being written to the Port Input Data Register or

Port A–D Alternate Function Subregisters

The Port A–D Alternate Function Subregister, shown in Table 22, is accessed through the Port A–D Control Register by writing 02H to the Port A–D Address Register. The Port A–D Alternate Function subregisters enable the alternate function selection on pins. If disabled, pins functions as GPIO. If enabled, select one of four alternate functions using alternate function set subregisters 1 and 2 as described in the the Port A–D Alternate Functions section on page 37 and the Port A–D Alternate Function Set 2 Subregisters section on page 51. See the <u>GPIO Alternate Functions</u> section on page 37 to determine the alternate function associated with each port pin.

Caution: Do not enable alternate functions for GPIO port pins for which there is no associated alternate function. Failure to follow this guideline can result in unpredictable operation.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|---|--------------|-------------|---------------|--------------|--------------|--------------|----------|--|
| Field | AF7 | AF6 | AF5 | AF4 | AF3 | AF2 | AF1 | AF0 | |
| RESET | 00H (Ports A–C); 01H (Port D); 04H (Port A of 8-pin device) | | | | | | | | |
| R/W | | R/W | | | | | | | |
| Address | If 02H ir | n Port A–D A | Address Reg | gister, acces | sible throug | h the Port A | –D Control I | Register | |

| Table 22. Port A–D Alternate | Function Su | bregisters | (PxAF) |
|------------------------------|-------------|------------|--------|
|------------------------------|-------------|------------|--------|

| Bit | Description |
|-------|--|
| [7:0] | Port Alternate Function Enabled |
| AFx | 0 = The port pin is in normal mode and the DDx bit in the Port A–D Data Direction subregister determines the direction of the pin. |
| | 1 = The alternate function selected through Alternate Function Set subregisters is enabled. Port pin operation is controlled by the alternate function. |

Note: x indicates the specific GPIO port pin number (7-0).

Port A–D Output Control Subregisters

The Port A–D Output Control Subregister, shown in Table 23, is accessed through the Port A–D Control Register by writing 03H to the Port A–D Address Register. Setting the bits in the Port A–D Output Control subregisters to 1 configures the specified port pins for opendrain operation. These subregisters affect the pins directly and, as a result, alternate functions are also affected.

Interrupt Control Register

The Interrupt Control (IRQCTL) Register, shown in Table 49, contains the master enable bit for all interrupts.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------------|---|------|----------|---|---|---|---|---|--|
| Field | IRQE | | Reserved | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| R/W | R/W | R | R | R | R | R | R | R | |
| Address | | FCFH | | | | | | | |
| Bit | Description | | | | | | | | |
| [7] IRQE | Interrupt Request Enable This bit is set to 1 by executing an EI (Enable Interrupts) or IRET (Interrupt Return) instruction, | | | | | | | | |

Table 49. Interrupt Control Register (IRQCTL)

| Description |
|---|
| Interrupt Request Enable |
| This bit is set to 1 by executing an EI (Enable Interrupts) or IRET (Interrupt Return) instruction, or by a direct register write of a 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, Reset or by a direct register write of a 0 to this bit. 0 = Interrupts are disabled. 1 = Interrupts are enabled. |
| Reserved These bits are reserved and must be programmed to 0000000. |
| |

Timers

These Z8 Encore! XP F082A Series products contain two 16-bit reloadable timers that can be used for timing, event counting, or generation of pulse-width modulated (PWM) signals. The timers' feature include:

- 16-bit reload counter
- Programmable prescaler with prescale values from 1 to 128
- PWM output generation
- Capture and compare capability
- External input pin for timer input, clock gating, or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency
- Timer output pin
- Timer interrupt

In addition to the timers described in this chapter, the Baud Rate Generator of the UART (if unused) may also provide basic timing functionality. For information about using the Baud Rate Generator as an additional timer, see the <u>Universal Asynchronous Receiver/</u> <u>Transmitter</u> chapter on page 99.

Architecture

Figure 9 displays the architecture of the timers.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|------------|-----|-----|-----|-----|-----|-----|-----|
| Field | TH | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | F00H, F08H | | | | | | | |

Table 52. Timer 0–1 High Byte Register (TxH)

Table 53. Timer 0–1 Low Byte Register (TxL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|------------|-----|-----|-----|-----|-----|-----|-----|
| Field | TL | | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | F01H, F09H | | | | | | | |

| Bit | Description |
|--------|--|
| [7:0] | Timer High and Low Bytes |
| TH, TL | These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value. |

WDT Reset in Normal Operation

If configured to generate a Reset when a time-out occurs, the Watchdog Timer forces the device into the System Reset state. The WDT status bit in the Reset Status (RSTSTAT) Register is set to 1. For more information about system reset, see the <u>Reset, Stop Mode</u> <u>Recovery and Low Voltage Detection</u> chapter on page 22.

WDT Reset in STOP Mode

If configured to generate a Reset when a time-out occurs and the device is in STOP Mode, the Watchdog Timer initiates a Stop Mode Recovery. Both the WDT status bit and the STOP bit in the Reset Status (RSTSTAT) Register are set to 1 following WDT time-out in STOP Mode.

Watchdog Timer Reload Unlock Sequence

Writing the unlock sequence to the Watchdog Timer (WDTCTL) Control Register address unlocks the three Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) to allow changes to the time-out period. These write operations to the WDTCTL Register address produce no effect on the bits in the WDTCTL Register. The locking mechanism prevents spurious writes to the Reload registers. Observe the following steps to unlock the Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) for write access.

- 1. Write 55H to the Watchdog Timer Control Register (WDTCTL).
- 2. Write AAH to the Watchdog Timer Control Register (WDTCTL).
- 3. Write the Watchdog Timer Reload Upper Byte Register (WDTU) with the appropriate time-out value.
- 4. Write the Watchdog Timer Reload High Byte Register (WDTH) with the appropriate time-out value.
- 5. Write the Watchdog Timer Reload Low Byte Register (WDTL) with the appropriate time-out value.

All three Watchdog Timer Reload registers must be written in the order just listed. There must be no other register writes between each of these operations. If a register write occurs, the lock state machine resets and no further writes can occur unless the sequence is restarted. The value in the Watchdog Timer Reload registers is loaded into the counter when the Watchdog Timer is first enabled and every time a WDT instruction is executed.

Watchdog Timer Calibration

Due to its extremely low operating current, the Watchdog Timer oscillator is somewhat inaccurate. This variation can be corrected using the calibration data stored in the Flash Information Page; see Tables 100 and 101 on page 173 for details. Loading these values

PRELIMINARY

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|------|-----------|-----|-----|-----|-----|-----|-----|
| Field | | COMP_ADDR | | | | | | |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address | F45H | | | | | | | |
| | D | | | | | | | |

Table 69. UART Address Compare Register (U0ADDR)

| Bit | Description |
|-----------|---|
| [7:0] | Compare Address |
| COMP_ADDR | This 8-bit value is compared to incoming address bytes. |

UART Baud Rate High and Low Byte Registers

The UART Baud Rate High (UxBRH) and Low Byte (UxBRL) registers, shown in Tables 70 and 71, combine to create a 16-bit baud rate divisor value (BRG[15:0]) that sets the data transmission rate (baud rate) of the UART.

| Table 70 | UART | Baud | Rate High | Byte | Register | (U0BRH) |
|----------|------|------|-----------|------|----------|---------|
|----------|------|------|-----------|------|----------|---------|

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-----|------|-----|-----|-----|-----|-----|-----|--|
| Field | BRH | | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | | F46H | | | | | | | |

Bit Description

| [7:0] | UART Baud Rate High Byte |
|-------|--------------------------|
| BRH | |

Table 71. UART Baud Rate Low Byte Register (U0BRL)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-----|-----|-----|-----|-----|-----|-----|-----|--|--|
| Field | BRL | | | | | | | | | |
| RESET | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| Address | | | | F4 | 7H | | | | | |

| Bit | Description |
|--------------|-------------------------|
| [7:0] BRL | UART Baud Rate Low Byte |

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------|-------|---|---|----|----|---|---|---|--|--|
| Field | ADCDH | | | | | | | | | |
| RESET | Х | Х | Х | Х | Х | Х | Х | Х | | |
| R/W | R | R | R | R | R | R | R | R | | |
| Address | | | | F7 | 2H | | | | | |
| X = Undef | ined. | | | | | | | | | |
| | | | | | | | | | | |

Table 75. ADC Data High Byte Register (ADCD_H)

Bit Description [7:0] ADC Data High Byte ADCDH This byte contains the upper eight bits of the ADC output. These bits are not valid during a single-shot conversion. During a continuous conversion, the most recent conversion output is held in this register. These bits are undefined after a Reset.

ADC Data Low Byte Register

The ADC Data Low Byte (ADCD_L) Register contains the lower bits of the ADC output plus an overflow status bit. The output is a 13-bit two's complement value. During a single-shot conversion, this value is invalid. Access to the ADC Data Low Byte Register is read-only. Reading the ADC Data High Byte Register latches data in the ADC Low Bits Register.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------|----------------|---|-------|------|-------|-----|---|---|--|--|
| Field | | | ADCDL | Rese | erved | OVF | | | | |
| RESET | Х | Х | Х | Х | Х | Х | Х | Х | | |
| R/W | R | R | R | R | R | R | R | R | | |
| Address | F73H | | | | | | | | | |
| X = Undef | X = Undefined. | | | | | | | | | |

Table 76. ADC Data Low Byte Register (ADCD_L)

| Bit | Description |
|-------|--|
| [7:3] | ADC Data Low Bits |
| ADCDL | These bits are the least significant five bits of the 13-bits of the ADC output. These bits are undefined after a Reset. |

Trim Bit Address 0002H

Table 92. Trim Option Bits at 0002H (TIPO)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------|---|---|---|---|----|---|---|---|--|--|
| Field | IPO_TRIM | | | | | | | | | |
| RESET | | U | | | | | | | | |
| R/W | | | | R | /W | | | | | |
| Address | Information Page Memory 0022H | | | | | | | | | |
| Note: U = | Note: U = Unchanged by Reset. R/W = Read/Write. | | | | | | | | | |
| | | | | | | | | | | |

| Bit | Description |
|----------|---|
| [7:0] | Internal Precision Oscillator Trim Byte |
| IPO_TRIM | Contains trimming bits for the Internal Precision Oscillator. |

Trim Bit Address 0003H

Note: The LVD is available on 8-pin devices only.

Table 93. Trim Option Bits at Address 0003H (TLVD)

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------|-------------------------------|---------------|---------------|----------|-----|-----|-----|-----|--|
| Field | | Reserved | | LVD_TRIM | | | | | |
| RESET | U | U | U | U | U | U | U | U | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Address | Information Page Memory 0023H | | | | | | | | |
| Note: U = | Unchanged b | ov Reset. R/W | / = Read/Writ | e. | | | | | |

Note: U = Unchanged by Reset. R/W = Read/Write.

| Bit | Description |
|-------------------|--|
| [7:5] | Reserved These bits are reserved and must be programmed to 111. |
| [4:0] LVD_TRIM | Low Voltage Detect Trimm This trimming affects the low voltage detection threshold. Each LSB represents a 50mV change in the threshold level. Alternatively, the low voltage threshold may be computed from the options bit value by the following equation: |
| | $LVD_LVL = 3.6 V - LVD_TRIM \times 0.05 V$ |
| | These values are tabulated in Table 94. |

On-Chip Debugger

The Z8 Encore! XP F082A Series devices contain an integrated On-Chip Debugger (OCD) that provides advanced debugging features including:

- Single pin interface
- Reading and writing of the register file
- Reading and writing of program and data memory
- Setting of breakpoints and watchpoints
- Executing eZ8 CPU instructions
- Debug pin sharing with general-purpose input-output function to maximize pins available to the user (8-pin product only)

Architecture

The on-chip debugger consists of four primary functional blocks: transmitter, receiver, auto-baud detector/generator and debug controller. Figure 23 displays the architecture of the on-chip debugger.



Figure 23. On-Chip Debugger Block Diagram



Figure 25. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface; #2 of 2

DEBUG Mode

The operating characteristics of the devices in DEBUG Mode are:

- The eZ8 CPU fetch unit stops, idling the eZ8 CPU, unless directed by the OCD to execute specific instructions
- The system clock operates unless in STOP Mode
- All enabled on-chip peripherals operate unless in STOP Mode
- Automatically exits HALT Mode
- Constantly refreshes the Watchdog Timer, if enabled

Entering DEBUG Mode

The operating characteristics of the devices entering DEBUG Mode are:

- The device enters DEBUG Mode after the eZ8 CPU executes a BRK (Breakpoint) instruction
- If the DBG pin is held Low during the final clock cycle of system reset, the part enters DEBUG Mode immediately (20-/28-pin products only)

Note: Holding the DBG pin Low for an additional 5000 (minimum) clock cycles after reset (making sure to account for any specified frequency error if using an internal oscillator) prevents a false interpretation of an Autobaud sequence (see the <u>OCD Auto-Baud Detector/Generator</u> section on page 183).

Internal Precision Oscillator

The internal precision oscillator (IPO) is designed for use without external components. You can either manually trim the oscillator for a nonstandard frequency or use the automatic factory-trimmed version to achieve a 5.53MHz frequency. IPO features include:

- On-chip RC oscillator that does not require external components
- Output frequency of either 5.53 MHz or 32.8 kHz (contains both a fast and a slow mode)
- Trimmed through Flash option bits with user override
- Elimination of crystals or ceramic resonators in applications where very high timing accuracy is not required

Operation

An 8-bit trimming register, incorporated into the design, compensates for absolute variation of oscillator frequency. Once trimmed the oscillator frequency is stable and does not require subsequent calibration. Trimming is performed during manufacturing and is not necessary for you to repeat unless a frequency other than 5.53 MHz (fast mode) or 32.8 kHz (slow mode) is required. This trimming is done at +30°C and a supply voltage of 3.3 V, so accuracy of this operating point is optimal.

If not used, the IPO can be disabled by the Oscillator Control Register (see the <u>Oscillator</u> <u>Control Register Definitions section on page 196</u>).

By default, the oscillator frequency is set by the factory trim value stored in the write-protected Flash information page. However, the user code can override these trim values as described in the <u>Trim Bit Address Space</u> section on page 165.

Select one of two frequencies for the oscillator (5.53MHz and 32.8kHz) using the OSC-SEL bits in the the <u>Oscillator Control</u> chapter on page 193.

Register file size varies depending on the device type. See the device-specific Z8 Encore! XP Product Specification to determine the exact register file range available.

eZ8 CPU Instruction Notation

In the eZ8 CPU Instruction Summary and Description sections, the operands, condition codes, status flags and address modes are represented by a notational shorthand that is described in Table 118.

| Notation | Description | Operand | Range | | |
|----------|--------------------------------|---------|---|--|--|
| b | Bit | b | b represents a value from 0 to 7 (000B to 111B). | | |
| CC | Condition code | — | Refer to the Condition Codes section in the <u>eZ8</u> <u>CPU Core User Manual (UM0128)</u> . | | |
| DA | Direct address | Addrs | Represents a number in the range 0000H to FFFFH. | | |
| ER | Extended addressing register | Reg | Reg. represents a number in the range of 000H to FFFH. | | |
| IM | Immediate data | #Data | Data is a number between 00H to FFH. | | |
| lr | Indirect working register | @Rn | n = 0–15. | | |
| IR | Indirect register | @Reg | Reg. represents a number in the range of 00H to FFH. | | |
| Irr | Indirect working register pair | @RRp | p = 0, 2, 4, 6, 8, 10, 12, or 14. | | |
| IRR | Indirect register pair | @Reg | Reg. represents an even number in the range 00H to FEH. | | |
| р | Polarity | р | Polarity is a single bit binary value of either 0B or 1B. | | |
| r | Working register | Rn | n = 0 – 15. | | |
| R | Register | Reg | Reg. represents a number in the range of 00H to FFH. | | |
| RA | Relative address | Х | X represents an index in the range of +127 to – 128 which is an offset relative to the address of the next instruction. | | |
| rr | Working register pair | RRp | p = 0, 2, 4, 6, 8, 10, 12, or 14. | | |
| RR | Register pair | Reg | Reg. represents an even number in the range of 00H to FEH. | | |

Table 118. Notational Shorthand

| 213 |
|-----|
|-----|

| Assembly | | Add Mo | lress ode | Oncode(s) | | | Fla | ags | | | Fetch | Instr. |
|------------------|---|-----------|--------------|-----------|---|---|-----|-----|---|---|-------|--------|
| Mnemonic | Symbolic Operation | dst | src | (Hex) | С | Ζ | S | ۷ | D | Н | S | S |
| AND dst, src | $dst \gets dst \ AND \ src$ | r | r | 52 | - | * | * | 0 | _ | _ | 2 | 3 |
| | | r | lr | 53 | - | | | | | | 2 | 4 |
| | | R | R | 54 | - | | | | | | 3 | 3 |
| | | R | IR | 55 | - | | | | | | 3 | 4 |
| | | R | IM | 56 | - | | | | | | 3 | 3 |
| | | IR | IM | 57 | - | | | | | | 3 | 4 |
| ANDX dst, src | $dst \gets dst \ AND \ src$ | ER | ER | 58 | _ | * | * | 0 | _ | _ | 4 | 3 |
| | - | ER | IM | 59 | - | | | | | | 4 | 3 |
| ATM | Block all interrupt and DMA requests during execution of the next 3 instructions | | | 2F | _ | _ | _ | _ | _ | _ | 1 | 2 |
| BCLR bit, dst | dst[bit] ← 0 | r | | E2 | - | _ | _ | - | _ | _ | 2 | 2 |
| BIT p, bit, dst | dst[bit] ← p | r | | E2 | - | - | - | - | - | - | 2 | 2 |
| BRK | Debugger Break | | | 00 | - | - | - | - | _ | - | 1 | 1 |
| BSET bit, dst | dst[bit] ← 1 | r | | E2 | - | - | - | - | _ | - | 2 | 2 |
| BSWAP dst | dst[7:0] ← dst[0:7] | R | | D5 | Х | * | * | 0 | - | - | 2 | 2 |
| BTJ p, bit, src, | if src[bit] = p PC \leftarrow PC + X | | r | F6 | - | - | - | - | _ | - | 3 | 3 |
| dst | | | lr | F7 | - | | | | | | 3 | 4 |
| BTJNZ bit, src, | if src[bit] = 1 | | r | F6 | _ | - | _ | _ | _ | _ | 3 | 3 |
| dst | $PC \leftarrow PC + X$ | | lr | F7 | - | | | | | | 3 | 4 |
| BTJZ bit, src, | if src[bit] = 0 | | r | F6 | - | - | - | - | - | - | 3 | 3 |
| dst | $PC \leftarrow PC + X$ | | lr | F7 | - | | | | | | 3 | 4 |

Table 128. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Z8 Encore! XP[®] F082A Series Product Specification



Figure 32. Second Opcode Map after 1FH

| | | T _A = -40°C to +105°C (unless otherwise specified) | | | | | | | |
|-------------------|---------------------------------------|--|------------------|------------|-------|--|--|--|--|
| Symbol | Parameter | Minimum | Typical | Maximum | Units | Conditions | | | |
| V _{OH1} | High Level Output Voltage | 2.4 | - | - | V | $I_{OH} = -2 \text{ mA}; V_{DD} = 3.0 \text{ V}$ High Output Drive disabled. | | | |
| V _{OL2} | Low Level Output Voltage | - | _ | 0.6 | V | I _{OL} = 20 mA; V _{DD} = 3.3V High Output Drive enabled. | | | |
| V _{OH2} | High Level Output Voltage | 2.4 | - | - | V | I _{OH} = -20 mA; V _{DD} = 3.3V High Output Drive enabled. | | | |
| IIH | Input Leakage Cur- rent | - | <u>+</u> 0.002 | <u>+</u> 5 | μA | $V_{IN} = V_{DD}$ $V_{DD} = 3.3 \text{ V};$ | | | |
| IIL | Input Leakage Cur- rent | - | <u>+</u> 0.007 | <u>+</u> 5 | μA | $V_{IN} = V_{SS}$ $V_{DD} = 3.3 V;$ | | | |
| I _{TL} | Tristate Leakage Current | - | - | <u>+</u> 5 | μA | | | | |
| I _{LED} | Controlled Current | 1.8 | 3 | 4.5 | mA | {AFS2,AFS1} = {0,0} | | | |
| | Drive | 2.8 | 7 | 10.5 | mA | ${AFS2,AFS1} = {0,1}$ | | | |
| | | 7.8 | 13 | 19.5 | mA | ${AFS2,AFS1} = {1,0}$ | | | |
| | | 12 | 20 | 30 | mA | ${AFS2,AFS1} = {1,1}$ | | | |
| C _{PAD} | GPIO Port Pad Capacitance | - | 8.0 ² | - | pF | | | | |
| C _{XIN} | XIN Pad Capaci- tance | _ | 8.0 ² | _ | pF | | | | |
| C _{XOUT} | X _{OUT} Pad Capaci- tance | - | 9.5 ² | - | pF | | | | |
| I _{PU} | Weak Pull-up Cur- rent | 30 | 100 | 350 | μA | V _{DD} = 3.0 V–3.6 V | | | |
| V _{RAM} | RAM Data Reten- tion Voltage | TBD | | | V | Voltage at which RAM retains static values; no reading or writ- ing is allowed. | | | |

Table 131. DC Characteristics (Continued)

Notes:

1. This condition excludes all pins that have on-chip pull-ups, when driven Low.

2. These values are provided for design guidance only and are not tested in production.

Figure 38 and Table 147 provide timing information for UART pins for the case where CTS is not used for flow control. DE asserts after the Transmit Data Register has been written. DE remains asserted for multiple characters as long as the Transmit Data Register is written with the next character before the current character has completed.





| Table 147 | IIΔRT | Timina | Without | CTS |
|-----------|-------|---------|---------|-----|
| | | rinning | without | 010 |

| | | Delay (ns) | | |
|----------------|--|----------------------------|------------|--|
| Parameter | Abbreviation | Minimum | Maximum | |
| UART | | | | |
| T ₁ | DE assertion to TXD falling edge (start bit) delay | 1 * X _{IN} period | 1 bit time | |
| T ₂ | End of Stop Bit(s) to DE deassertion delay (Tx Data Register is empty) | ± 5 | | |

G

GATED mode 88 general-purpose I/O 36 GPIO 6.36 alternate functions 37 architecture 37 control register definitions 44 input data sample timing 240 interrupts 44 port A-C pull-up enable sub-registers 50, 51 port A-H address registers 45 port A-H alternate function sub-registers 47 port A-H control registers 46 port A-H data direction sub-registers 46 port A-H high drive enable sub-registers 48 port A-H input data registers 52 port A-H output control sub-registers 47 port A-H output data registers 52, 53 port A-H stop mode recovery sub-registers 49 port availability by device 36 port input timing 240 port output timing 241

Η

H 207 HALT 209 halt mode 33, 209 hexadecimal number prefix/suffix 207

I

I2C 6 IM 206 immediate data 206 immediate operand prefix 207 INC 208 increment 208 increment word 208 INCW 208 indexed 207 indirect address prefix 207 indirect register 206 indirect register pair 206 indirect working register 206 indirect working register pair 206 infrared encoder/decoder (IrDA) 120 Instruction Set 204 instruction set, eZ8 CPU 204 instructions ADC 208 **ADCX 208** ADD 208 **ADDX 208** AND 210 **ANDX 210** arithmetic 208 **BCLR 209 BIT 209** bit manipulation 209 block transfer 209 **BRK 211 BSET 209** BSWAP 209, 211 BTJ 211 BTJNZ 211 **BTJZ 211** CALL 211 **CCF 209** CLR 210 COM 210 **CP 208 CPC 208 CPCX 208** CPU control 209 **CPX 208** DA 208 **DEC 208 DECW 208** DI 209 **DJNZ 211** EI 209 **HALT 209 INC 208 INCW 208 IRET 211**

JP 211

258