

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | eZ8  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | IrDA, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT |
| Number of I/O              | 23   |
| Program Memory Size        | 1KB (1K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 16 x 8   |
| RAM Size                   | 256 x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V  |
| Data Converters            | A/D 8x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | 0°C ~ 70°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)                               |
| Supplier Device Package    | -  |
| Purchase URL               | https://www.e-xfl.com/product-detail/zilog/z8f012asj020sg    |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Pin Description**

The Z8 Encore! XP F082A Series products are available in a variety of packages styles and pin configurations. This chapter describes the signals and available pin configurations for each of the package styles. For information about physical package specifications, see the <u>Packaging</u> chapter on page 245.

# **Available Packages**

The following package styles are available for each device in the Z8 Encore! XP F082A Series product line:

- SOIC: 8-, 20- and 28-pin
- PDIP: 8-, 20- and 28-pin
- SSOP: 20- and 28- pin
- QFN 8-pin (MLF-S, a QFN-style package with an 8-pin SOIC footprint)

In addition, the Z8 Encore! XP F082A Series devices are available both with and without advanced analog capability (ADC, temperature sensor and op amp). Devices Z8F082A, Z8F042A, Z8F022A and Z8F012A contain the advanced analog, while devices Z8F081A, Z8F041A, Z8F021A and Z8F011A do not have the advanced analog capability.

# **Pin Configurations**

Figure 2 through Figure 4 display the pin configurations for all the packages available in the Z8 Encore! XP F082A Series. See <u>Table 2</u> on page 10 for a description of the signals. The analog input alternate functions (ANA*x*) are not available on the Z8F081A, Z8F041A, Z8F021A and Z8F011A devices. The analog supply pins (AV<sub>DD</sub> and AV<sub>SS</sub>) are also not available on these parts and are replaced by PB6 and PB7.

At reset, all Port A, B and C pins default to an input state. In addition, any alternate functionality is not enabled, so the pins function as general purpose input ports until programmed otherwise. At powerup, the PD0 pin defaults to the **RESET** alternate function.

The pin configurations listed are preliminary and subject to change based on manufacturing limitations.

# **Register Map**

Table 7 provides the address map for the Register File of the Z8 Encore! XP F082A Series devices. Not all devices and package styles in the Z8 Encore! XP F082A Series support the ADC, or all of the GPIO Ports. Consider registers for unimplemented peripherals as Reserved.

| Address (Hex)    | Register Description              | Mnemonic | Reset (Hex) | Page      |
|------------------|-----------------------------------|----------|-------------|-----------|
| General-Purpos   | e RAM                             |          |             |           |
| Z8F082A/Z8F08    | 1A Devices                        |          |             |           |
| 000–3FF          | General-Purpose Register File RAM | —        | XX          |           |
| 400–EFF          | Reserved                          | —        | XX          |           |
| Z8F042A/Z8F04    | 1A Devices                        |          |             |           |
| 000–3FF          | General-Purpose Register File RAM | —        | XX          |           |
| 400–EFF          | Reserved                          | —        | XX          |           |
| Z8F022A/Z8F02    | 1A Devices                        |          |             |           |
| 000–1FF          | General-Purpose Register File RAM | _        | XX          |           |
| 200–EFF Reserved |                                   | —        | XX          |           |
| Z8F012A/Z8F01    | 1A Devices                        |          |             |           |
| 000–0FF          | General-Purpose Register File RAM | _        | XX          |           |
| 100-EFF          | Reserved                          | —        | XX          |           |
| Timer 0          |                                   |          |             |           |
| F00              | Timer 0 High Byte                 | T0H      | 00          | <u>90</u> |
| F01              | Timer 0 Low Byte                  | TOL      | 01          | <u>90</u> |
| F02              | Timer 0 Reload High Byte          | TORH     | FF          | <u>91</u> |
| F03              | Timer 0 Reload Low Byte           | TORL     | FF          | <u>91</u> |
| F04              | Timer 0 PWM High Byte             | TOPWMH   | 00          | <u>92</u> |
| F05              | Timer 0 PWM Low Byte              | TOPWML   | 00          | <u>92</u> |
| F06              | Timer 0 Control 0                 | TOCTLO   | 00          | <u>85</u> |
| F07              | Timer 0 Control 1                 | T0CTL1   | 00          | <u>86</u> |

#### Table 7. Register File Address Map

Notes: 1. XX = Undefined.

2. Refer to the <u>eZ8</u> CPU <u>Core User Manual (UM0128)</u>.

|          | Program        |  |
|----------|----------------|--|
|          | Memory         |  |
| Priority | Vector Address |  |
| Highest  | 0002H          | Reset (not an interrupt)   |
|          | 0004H          | Watchdog Timer (see Watchdog Timer)  |
|          | 003AH          | Primary Oscillator Fail Trap (not an interrupt)  |
|          | 003CH          | Watchdog Oscillator Fail Trap (not an interrupt)   |
|          | 0006H          | Illegal Instruction Trap (not an interrupt)  |
| _        | 0008H          | Reserved   |
|          | 000AH          | Timer 1  |
|          | 000CH          | Timer 0  |
|          | 000EH          | UART 0 receiver  |
|          | 0010H          | UART 0 transmitter   |
|          | 0012H          | Reserved   |
|          | 0014H          | Reserved   |
|          | 0016H          | ADC  |
|          | 0018H          | Port A Pin 7, selectable rising or falling input edge or LVD (see Reset, Stop Mode Recovery and Low Voltage Detection) |
| -        | 001AH          | Port A Pin 6, selectable rising or falling input edge or Comparator Output   |
|          | 001CH          | Port A Pin 5, selectable rising or falling input edge  |
|          | 001EH          | Port A Pin 4, selectable rising or falling input edge  |
|          | 0020H          | Port A Pin 3, selectable rising or falling input edge  |
|          | 0022H          | Port A Pin 2, selectable rising or falling input edge  |
|          | 0024H          | Port A Pin 1, selectable rising or falling input edge  |
| -        | 0026H          | Port A Pin 0, selectable rising or falling input edge  |
|          | 0028H          | Reserved   |
|          | 002AH          | Reserved   |
|          | 002CH          | Reserved   |
|          | 002EH          | Reserved   |
|          | 0030H          | Port C Pin 3, both input edges   |
|          | 0032H          | Port C Pin 2, both input edges   |
|          | 0034H          | Port C Pin 1, both input edges   |
| Lowest   | 0036H          | Port C Pin 0, both input edges   |
|          | 0038H          | Reserved   |
|          |                |  |

#### Table 34. Trap and Interrupt Vectors in Order of Priority

| Bit          | Description (Continued)  |  |  |
|--------------|--|--|--|
| [4]<br>U0RXI | <b>UART 0 Receiver Interrupt Request</b><br>0 = No interrupt request is pending for the UART 0 receiver. |  |  |
|              | 1 = An interrupt request from the UART 0 receiver is awaiting service.                                   |  |  |
| [3]          | UART 0 Transmitter Interrupt Request   |  |  |
| U0TXI        | 0 = No interrupt request is pending for the UART 0 transmitter.  |  |  |
|              | 1 = An interrupt request from the UART 0 transmitter is awaiting service.                                |  |  |
| [2:1]        | Reserved   |  |  |
|              | These bits are reserved and must be programmed to 00.  |  |  |
| [0]          | ADC Interrupt Request  |  |  |

0 = No interrupt request is pending for the analog-to-digital Converter.

1 = An interrupt request from the Analog-to-Digital Converter is awaiting service.

## **Interrupt Request 1 Register**

The Interrupt Request 1 (IRQ1) Register, shown in Table 36, stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 Register to determine if any interrupt requests are pending.

| Bit     | 7                           | 6     | 5    | 4    | 3    | 2    | 1    | 0    |
|---------|-----------------------------|-------|------|------|------|------|------|------|
| Field   | PA7VI                       | PA6CI | PA5I | PA4I | PA3I | PA2I | PA1I | PA0I |
| RESET   | 0                           | 0     | 0    | 0    | 0    | 0    | 0    | 0    |
| R/W     | R/W R/W R/W R/W R/W R/W R/W |       |      |      |      |      |      |      |
| Address | FC3H                        |       |      |      |      |      |      |      |

Table 36. Interrupt Request 1 Register (IRQ1)

| Bit           | Description  |
|---------------|--|
| [7]<br>PA7VI  | <b>Port A Pin 7 or LVD Interrupt Request</b><br>0 = No interrupt request is pending for GPIO Port A or LVD.  |
|               | 1 = An interrupt request from GPIO Port A or LVD.  |
| [6]<br>PA6CI  | Port A Pin 6 or Comparator Interrupt Request<br>0 = No interrupt request is pending for GPIO Port A or Comparator.<br>1 = An interrupt request from GPIO Port A or Comparator.                       |
| [5:0]<br>PA5I | <ul> <li>Port A Pin x Interrupt Request</li> <li>0 = No interrupt request is pending for GPIO Port A pin x.</li> <li>1 = An interrupt request from GPIO Port A pin x is awaiting service.</li> </ul> |
| Note: x ir    | dicates the specific GPIO port pin number (0–5).   |

ADCI

| Bit           | Description (Continued)  |  |
|---------------|--|--|
| [4]<br>U0RENL | UART 0 Receive Interrupt Request Enable Low Bit                          |  |
| [3]<br>U0TENL | UART 0 Transmit Interrupt Request Enable Low Bit                         |  |
| [2:1]         | <b>Reserved</b><br>These bits are reserved and must be programmed to 00. |  |
| [0]<br>ADCENL | ADC Interrupt Request Enable Low Bit                                     |  |

# **IRQ1 Enable High and Low Bit Registers**

Table 41 describes the priority control for IRQ1. The IRQ1 Enable High and Low Bit registers, shown in Tables 41 and 42, form a priority-encoded enabling for interrupts in the Interrupt Request 1 Register.

| IRQ1ENH[x]                           | IRQ1ENL[x] | Priority | Description |  |
|--------------------------------------|------------|----------|-------------|--|
| 0                                    | 0          | Disabled | Disabled    |  |
| 0                                    | 1          | Level 1  | Low         |  |
| 1                                    | 0          | Level 2  | Medium      |  |
| 1                                    | 1          | Level 3  | High        |  |
| Note: x indicates register bits 0–7. |            |          |             |  |

#### Table 41. IRQ1 Enable and Priority Encoding

The window remains open until the count again reaches 8 (that is, 24 baud clock periods since the previous pulse was detected), giving the Endec a sampling window of minus four baud rate clocks to plus eight baud rate clocks around the expected time of an incoming pulse. If an incoming pulse is detected inside this window this process is repeated. If the incoming data is a logical 1 (no pulse), the Endec returns to the initial state and waits for the next falling edge. As each falling edge is detected, the Endec clock counter is reset, resynchronizing the Endec to the incoming signal, allowing the Endec to tolerate jitter and baud rate errors in the incoming datastream. Resynchronizing the Endec does not alter the operation of the UART, which ultimately receives the data. The UART is only synchronized to the incoming data stream when a Start bit is received.

# Infrared Encoder/Decoder Control Register Definitions

All infrared endec configuration and status information is set by the UART Control registers as defined in the <u>Universal Asynchronous Receiver/Transmitter</u> section on page 99.

**Caution:** To prevent spurious signals during IrDA data transmission, set the IREN bit in the UART Control 1 Register to 1 to enable the Infrared Encoder/Decoder before enabling the GPIO Port alternate function for the corresponding pin. **Note:** The offset compensation is performed first, followed by the gain compensation. One bit of resolution is lost because of rounding on both the offset and gain computations. As a result the ADC registers read back 13 bits: 1 sign bit, two calibration bits lost to rounding and 10 data bits.

Also note that in the second term, the multiplication must be performed before the division by  $2^{16}$ . Otherwise, the second term incorrectly evaluates to zero.

**Caution:** Although the ADC can be used without the gain and offset compensation, it does exhibit nonunity gain. Designing the ADC with sub-unity gain reduces noise across the ADC range but requires the ADC results to be scaled by a factor of 8/7.

## **ADC Compensation Details**

High-efficiency assembly code that performs ADC compensation is available for download on <u>www.zilog.com</u>. This section offers a bit-specific description of the ADC compensation process used by this code.

The following data bit definitions are used:

0-9, a-f = bit indices in hexadecimal

s = sign bit

v = overflow bit

- = unused

#### Input Data

| MSB             | LSB                      |  |
|-----------------|--------------------------|--|
| s b a 9 8 7 6 5 | 4 3 2 1 0 v (ADC)        | ADC Output Word; if v = 1, the data is invalid |
|                 | s 6 5 4 3 2 1 0          | Offset Correction Byte                         |
| ssss 7 6 5      | 4 3 2 1 0 0 0 0 (Offset) | Offset Byte shifted to align with ADC data     |
|                 |                          |  |
| sedcba98        | 7 6 5 4 3 2 1 0 (Gain)   | Gain Correction Word                           |

#### Z8 Encore! XP<sup>®</sup> F082A Series Product Specification

#### **Compensation Steps:**

1. Correct for Offset:

| ADC MSB    | ADC LSB    |
|------------|------------|
| _          |            |
| Offset MSB | Offset LSB |
| =          |            |
| #1 MSB     | #1 LSB     |
|            |            |

2. Compute the absolute value of the offset-corrected ADC value *if negative*; the gain correction factor is computed assuming positive numbers, with sign restoration afterward.

| #2 MSB | #2 LSB |
|--------|--------|
|--------|--------|

Also compute the absolute value of the gain correction word, if negative.

| AGain MSB | AGain LSB |
|-----------|-----------|
|-----------|-----------|

3. Multiply by the Gain Correction Word. If operating in DIFFERENTIAL Mode, there are two gain correction values: one for positive ADC values, another for negative ADC values. Use the appropriate Gain Correction Word based on the sign computed by byte #2.

| #2 MSB | #2 LSB |
|--------|--------|
|        |        |

| AGain MSB | AGain LSB |
|-----------|-----------|
| -         |           |

=

#### 150

#### Table 79. Flash Code Protection Using the Flash Option Bits

| FWP | Flash Code Protection Description   |
|-----|---|
| 0   | Programming and erasing disabled for all of Flash Program Mem-<br>ory. In user code programming, Page Erase and Mass Erase are all<br>disabled. Mass Erase is available through the On-Chip Debugger. |
| 1   | Programming, Page Erase and Mass Erase are enabled for all of Flash Program Memory.   |

#### Flash Code Protection Using the Flash Controller

At Reset, the Flash Controller locks to prevent accidental program or erasure of the Flash memory. To program or erase the Flash memory, first write the Page Select Register with the target page. Unlock the Flash Controller by making two consecutive writes to the Flash Control Register with the values 73H and 8CH, sequentially. The Page Select Register must be rewritten with the target page. If the two Page Select writes do not match, the controller reverts to a locked state. If the two writes match, the selected page becomes active. See Figure 22 on page 148 for details.

After unlocking a specific page, you can enable either Page Program or Erase. Writing the value 95H causes a Page Erase only if the active page resides in a sector that is not protected. Any other value written to the Flash Control Register locks the Flash Controller. Mass Erase is not allowed in the user code but only in through the Debug Port.

After unlocking a specific page, you can also write to any byte on that page. After a byte is written, the page remains unlocked, allowing for subsequent writes to other bytes on the same page. Further writes to the Flash Control Register cause the active page to revert to a locked state.

#### **Sector-Based Flash Protection**

The final protection mechanism is implemented on a per-sector basis. The Flash memories of Z8 Encore! XP devices are divided into maximum number of 8 sectors. A sector is 1/8 of the total Flash memory size unless this value is smaller than the page size – in which case, the sector and page sizes are equal. On Z8 Encore! F082A Series devices, the sector size is varied according to the Flash memory configuration shown in <u>Table 78</u> on page 146.

The Flash Sector Protect Register can be configured to prevent sectors from being programmed or erased. After a sector is protected, it cannot be unprotected by user code. The Flash Sector Protect Register is cleared after reset, and any previously-written protection values are lost. User code must write this register in their initialization routine if they prefer to enable sector protection.

The Flash Sector Protect Register shares its Register File address with the Page Select Register. The Flash Sector Protect Register is accessed by writing the Flash Control Regis-

# **Trim Bit Address Space**

All available Trim bit addresses and their functions are listed in Table 90 through Table 95.

# Trim Bit Address 0000H

| Bit       | 7           | 6             | 5             | 4           | 3           | 2    | 1   | 0   |
|-----------|-------------|---------------|---------------|-------------|-------------|------|-----|-----|
| Field     |             |               |               | Rese        | erved       |      |     |     |
| RESET     | U           | U             | U             | U           | U           | U    | U   | U   |
| R/W       | R/W         | R/W           | R/W           | R/W         | R/W         | R/W  | R/W | R/W |
| Address   |             |               | Infor         | mation Page | e Memory 00 | 020H |     |     |
| Note: U = | Unchanged b | by Reset. R/W | / = Read/Writ | e.          |             |      |     |     |
| Bit       | Descriptio  | Description   |               |             |             |      |     |     |
| [7:0]     | Reserved    |               |               |             |             |      |     |     |

#### Table 90. Trim Options Bits at Address 0000H

These bits are reserved; altering this register may result in incorrect device operation.

# Trim Bit Address 0001H

#### Table 91. Trim Option Bits at 0001H

| Bit   | 7                             | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|---|-------------------------------|-----|-----|-----|-----|-----|-----|-----|
| Field   | Reserved                      |     |     |     |     |     |     |     |
| RESET   |                               |     |     |     |     |     |     |     |
| R/W   | R/W                           | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Address   | Information Page Memory 0021H |     |     |     |     |     |     |     |
| Note: U = Unchanged by Reset. R/W = Read/Write. |                               |     |     |     |     |     |     |     |

# Bit Description [7:0] Reserved These bits are reserved; altering this register may result in incorrect device operation.

 If the PA2/RESET pin is held Low while a 32-bit key sequence is issued to the PA0/ DBG pin, the DBG feature is unlocked. After releasing PA2/RESET, it is pulled High. At this point, the PA0/DBG pin may be used to autobaud and cause the device to enter DEBUG Mode. See the <u>OCD Unlock Sequence (8-Pin Devices Only) section on</u> page 185.

#### **Exiting DEBUG Mode**

The device exits DEBUG Mode following any of these operations:

- Clearing the DBGMODE bit in the OCD Control Register to 0
- Power-On Reset
- Voltage Brown-Out reset
- Watchdog Timer reset
- Asserting the RESET pin Low to initiate a Reset
- Driving the DBG pin Low while the device is in STOP Mode initiates a System Reset

### OCD Data Format

The OCD interface uses the asynchronous data format defined for RS-232. Each character transmitted and received by the OCD consists of 1 Start bit, 8 data bits (least-significant bit first) and 1 Stop bit as displayed in Figure 26.

| <br>START | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | STOP |
|-----------|----|----|----|----|----|----|----|----|------|
|           |    |    |    |    |    |    |    |    | 1    |

Figure 26. OCD Data Format

**Note:** When responding to a request for data, the OCD may commence transmitting immediately after receiving the stop bit of an incoming frame. Therefore, when sending the stop bit, the host must not actively drive the DBG pin High for more than 0.5 bit times. Zilog recommends that, if possible, the host drives the DBG pin using an open drain output to avoid this issue.

# **OCD Auto-Baud Detector/Generator**

To run over a range of baud rates (data bits per second) with various system clock frequencies, the On-Chip Debugger contains an Auto-Baud Detector/Generator. After a reset, the OCD is idle until it receives data. The OCD requires that the first character sent from the

Read Memory, Write Register, Read Register, Read Memory CRC, Step Instruction, Stuff Instruction and Execute Instruction commands.

DBG  $\leftarrow$  03H DBG  $\rightarrow$  RuntimeCounter[15:8] DBG  $\rightarrow$  RuntimeCounter[7:0]

Write OCD Control Register (04H). The Write OCD Control Register command writes the data that follows to the OCDCTL Register. When the Flash Read Protect Option Bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0 and the only method of returning the device to normal operating mode is to reset the device.

DBG  $\leftarrow$  04H DBG  $\leftarrow$  OCDCTL[7:0]

**Read OCD Control Register (05H).** The Read OCD Control Register command reads the value of the OCDCTL Register.

DBG  $\leftarrow$  05H DBG  $\rightarrow$  OCDCTL[7:0]

**Write Program Counter (06H).** The Write Program Counter command writes the data that follows to the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, the Program Counter (PC) values are discarded.

DBG ← 06H
DBG ← ProgramCounter[15:8]
DBG ← ProgramCounter[7:0]

**Read Program Counter (07H).** The Read Program Counter command reads the value in the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, this command returns FFFFH.

```
DBG \leftarrow 07H
DBG \rightarrow ProgramCounter[15:8]
DBG \rightarrow ProgramCounter[7:0]
```

**Write Register (08H).** The Write Register command writes data to the Register File. Data can be written 1–256 bytes at a time (256 bytes can be written by setting size to 0). If the device is not in DEBUG Mode, the address and data values are discarded. If the Flash Read Protect Option bit is enabled, only writes to the Flash Control registers are allowed and all other register write data values are discarded.

DBG  $\leftarrow$  08H DBG  $\leftarrow$  {4'h0,Register Address[11:8]} DBG  $\leftarrow$  Register Address[7:0] DBG  $\leftarrow$  Size[7:0] DBG  $\leftarrow$  1-256 data bytes

| Mnemonic | Operands    | Instruction   |
|----------|-------------|---|
| BCLR     | bit, dst    | Bit Clear   |
| BIT      | p, bit, dst | Bit Set or Clear  |
| BSET     | bit, dst    | Bit Set   |
| BSWAP    | dst         | Bit Swap  |
| CCF      | —           | Complement Carry Flag                                   |
| RCF      | —           | Reset Carry Flag  |
| SCF      | —           | Set Carry Flag  |
| ТСМ      | dst, src    | Test Complement Under Mask                              |
| ТСМХ     | dst, src    | Test Complement Under Mask using Extended<br>Addressing |
| ТМ       | dst, src    | Test Under Mask   |
| TMX      | dst, src    | Test Under Mask using Extended Addressing               |

#### Table 121. Bit Manipulation Instructions

#### Table 122. Block Transfer Instructions

| Mnemonic | Operands | Instruction   |
|----------|----------|---|
| LDCI     | dst, src | Load Constant to/from Program Memory and Auto-<br>Increment Addresses   |
| LDEI     | dst, src | Load External Data to/from Data Memory and Auto-<br>Increment Addresses |

#### Table 123. CPU Control Instructions

| Mnemonic | Operands | Instruction           |
|----------|----------|-----------------------|
| ATM      |          | Atomic Execution      |
| CCF      | —        | Complement Carry Flag |
| DI       | —        | Disable Interrupts    |
| EI       | —        | Enable Interrupts     |
| HALT     | —        | Halt Mode             |
| NOP      | —        | No Operation          |

|                   |                   | V <sub>DD</sub> | = 2.7 V to   | 3.6 V      |       |   |
|-------------------|-------------------|-----------------|--------------|------------|-------|---|
| Symbol            | Parameter         | Minimum         | Typical      | Maximum    | Units | Conditions  |
| T <sub>AERR</sub> | Temperature Error |                 | <u>+</u> 0.5 | <u>+</u> 2 | °C    | Over the range +20°C<br>to +30°C (as mea-<br>sured by ADC). <sup>1</sup>    |
|                   |                   |                 | <u>+</u> 1   | <u>+</u> 5 | °C    | Over the range +0°C<br>to +70°C (as mea-<br>sured by ADC).                  |
|                   |                   |                 | <u>+</u> 2   | <u>+</u> 7 | °C    | Over the range +0°C<br>to +105°C (as mea-<br>sured by ADC).                 |
|                   |                   |                 | <u>+</u> 7   |            | °C    | Over the range –40°C<br>to +105°C (as mea-<br>sured by ADC).                |
| t <sub>WAKE</sub> | Wakeup Time       |                 | 80           | 100        | μs    | Time required for Tem<br>perature Sensor to<br>stabilize after<br>enabling. |

#### Table 142. Temperature Sensor Electrical Characteristics

Note: Devices are factory calibrated at for maximal accuracy between +20°C and +30°C, so the sensor is maximally accurate in that range. User recalibration for a different temperature range is possible and increases accuracy near the new calibration point.

### 242

# **On-Chip Debugger Timing**

Figure 36 and Table 145 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4 ns maximum rise and fall time.




Figure 36. On-Chip Debugger Timing

|                |  | Dela    | y (ns)  |
|----------------|--|---------|---------|
| Parameter      | Abbreviation                                 | Minimum | Maximum |
| DBG            |  |         |         |
| T <sub>1</sub> | X <sub>IN</sub> Rise to DBG Valid Delay      | _       | 15      |
| T <sub>2</sub> | X <sub>IN</sub> Rise to DBG Output Hold Time | 2       | -       |
| T <sub>3</sub> | DBG to XIN Rise Input Setup Time             | 5       | -       |
| T <sub>4</sub> | DBG to XIN Rise Input Hold Time              | 5       | _       |

#### Table 145. On-Chip Debugger Timing

| Lart Number   | Elash    | RAM     | SQ N<br>N<br>KB Elas | // I/O Lines | Interrupts | 16-Bit Timers w/PWM | 10-Bit A/D Channels | UART with IrDA | Comparator | Temperature Sensor | Description         |
|---|----------|---------|----------------------|--------------|------------|---------------------|---------------------|----------------|------------|--------------------|---------------------|
| Z8 Encore! XP F082A Series with 4 KB Flash, 10-Bit Analog-to-Digital Converter<br>Standard Temperature: 0°C to 70°C |          |         |                      |              |            |                     |                     |                |            |                    |                     |
| Z8F042APB020SG  | 4 KB     | 1KB     | ,<br>128 B           | 6            | 14         | 2                   | 4                   | 1              | 1          | 1                  | PDIP 8-pin package  |
| Z8F042AQB020SG  | 4 KB     | 1KB     | 128 B                | 6            | 14         | 2                   | 4                   | 1              | 1          | 1                  | QFN 8-pin package   |
| Z8F042ASB020SG  | 4 KB     | 1KB     | 128 B                | 6            | 14         | 2                   | 4                   | 1              | 1          | 1                  | SOIC 8-pin package  |
| Z8F042ASH020SG  | 4 KB     | 1KB     | 128 B                | 17           | 20         | 2                   | 7                   | 1              | 1          | 1                  | SOIC 20-pin package |
| Z8F042AHH020SG  | 4 KB     | 1KB     | 128 B                | 17           | 20         | 2                   | 7                   | 1              | 1          | 1                  | SSOP 20-pin package |
| Z8F042APH020SG  | 4 KB     | 1KB     | 128 B                | 17           | 20         | 2                   | 7                   | 1              | 1          | 1                  | PDIP 20-pin package |
| Z8F042ASJ020SG  | 4 KB     | 1KB     | 128 B                | 23           | 20         | 2                   | 8                   | 1              | 1          | 1                  | SOIC 28-pin package |
| Z8F042AHJ020SG  | 4 KB     | 1KB     | 128 B                | 23           | 20         | 2                   | 8                   | 1              | 1          | 1                  | SSOP 28-pin package |
| Z8F042APJ020SG  | 4 KB     | 1KB     | 128 B                | 23           | 20         | 2                   | 8                   | 1              | 1          | 1                  | PDIP 28-pin package |
| Extended Temperatu  | re: –40° | C to 10 | )5°C                 |              |            |                     |                     |                |            |                    |                     |
| Z8F042APB020EG  | 4 KB     | 1KB     | 128 B                | 6            | 14         | 2                   | 4                   | 1              | 1          | 1                  | PDIP 8-pin package  |
| Z8F042AQB020EG  | 4 KB     | 1KB     | 128 B                | 6            | 14         | 2                   | 4                   | 1              | 1          | 1                  | QFN 8-pin package   |
| Z8F042ASB020EG  | 4 KB     | 1KB     | 128 B                | 6            | 14         | 2                   | 4                   | 1              | 1          | 1                  | SOIC 8-pin package  |
| Z8F042ASH020EG  | 4 KB     | 1KB     | 128 B                | 17           | 20         | 2                   | 7                   | 1              | 1          | 1                  | SOIC 20-pin package |
| Z8F042AHH020EG  | 4 KB     | 1KB     | 128 B                | 17           | 20         | 2                   | 7                   | 1              | 1          | 1                  | SSOP 20-pin package |
| Z8F042APH020EG  | 4 KB     | 1KB     | 128 B                | 17           | 20         | 2                   | 7                   | 1              | 1          | 1                  | PDIP 20-pin package |
| Z8F042ASJ020EG  | 4 KB     | 1KB     | 128 B                | 23           | 20         | 2                   | 8                   | 1              | 1          | 1                  | SOIC 28-pin package |
| Z8F042AHJ020EG  | 4 KB     | 1KB     | 128 B                | 23           | 20         | 2                   | 8                   | 1              | 1          | 1                  | SSOP 28-pin package |
| Z8F042APJ020EG  | 4 KB     | 1KB     | 128 B                | 23           | 20         | 2                   | 8                   | 1              | 1          | 1                  | PDIP 28-pin package |

### Table 148. Z8 Encore! XP F082A Series Ordering Matrix

PS022827-1212

| Z8 Encore! XP F082A               | Lash<br>Series | Wey<br>with 2 | SO<br>AN<br>KB Flas | b. 10 Lines | Hiterrupts | and the second sec | 10-Bit A/D Channels | UART with IrDA | E Comparator | Temperature Sensor | Description         |
|-----------------------------------|----------------|---------------|---------------------|-------------|------------|--|---------------------|----------------|--------------|--------------------|---------------------|
| Standard Temperature: 0°C to 70°C |                |               |                     |             |            |  |                     |                |              |                    |                     |
| Z8F022APB020SG                    | 2 KB           | 512 B         | 64 B                | 6           | 14         | 2  | 4                   | 1              | 1            | 1                  | PDIP 8-pin package  |
| Z8F022AQB020SG                    | 2 KB           | 512 B         | 64 B                | 6           | 14         | 2  | 4                   | 1              | 1            | 1                  | QFN 8-pin package   |
| Z8F022ASB020SG                    | 2 KB           | 512 B         | 64 B                | 6           | 14         | 2  | 4                   | 1              | 1            | 1                  | SOIC 8-pin package  |
| Z8F022ASH020SG                    | 2 KB           | 512 B         | 64 B                | 17          | 20         | 2  | 7                   | 1              | 1            | 1                  | SOIC 20-pin package |
| Z8F022AHH020SG                    | 2 KB           | 512 B         | 64 B                | 17          | 20         | 2  | 7                   | 1              | 1            | 1                  | SSOP 20-pin package |
| Z8F022APH020SG                    | 2 KB           | 512 B         | 64 B                | 17          | 20         | 2  | 7                   | 1              | 1            | 1                  | PDIP 20-pin package |
| Z8F022ASJ020SG                    | 2 KB           | 512 B         | 64 B                | 23          | 20         | 2  | 8                   | 1              | 1            | 1                  | SOIC 28-pin package |
| Z8F022AHJ020SG                    | 2 KB           | 512 B         | 64 B                | 23          | 20         | 2  | 8                   | 1              | 1            | 1                  | SSOP 28-pin package |
| Z8F022APJ020SG                    | 2 KB           | 512 B         | 64 B                | 23          | 20         | 2  | 8                   | 1              | 1            | 1                  | PDIP 28-pin package |
| Extended Temperatu                | re: -40°       | °C to 10      | 5°C                 |             |            |  |                     |                |              |                    |                     |
| Z8F022APB020EG                    | 2 KB           | 512 B         | 64 B                | 6           | 14         | 2  | 4                   | 1              | 1            | 1                  | PDIP 8-pin package  |
| Z8F022AQB020EG                    | 2 KB           | 512 B         | 64 B                | 6           | 14         | 2  | 4                   | 1              | 1            | 1                  | QFN 8-pin package   |
| Z8F022ASB020EG                    | 2 KB           | 512 B         | 64 B                | 6           | 14         | 2  | 4                   | 1              | 1            | 1                  | SOIC 8-pin package  |
| Z8F022ASH020EG                    | 2 KB           | 512 B         | 64 B                | 17          | 20         | 2  | 7                   | 1              | 1            | 1                  | SOIC 20-pin package |
| Z8F022AHH020EG                    | 2 KB           | 512 B         | 64 B                | 17          | 20         | 2  | 7                   | 1              | 1            | 1                  | SSOP 20-pin package |
| Z8F022APH020EG                    | 2 KB           | 512 B         | 64 B                | 17          | 20         | 2  | 7                   | 1              | 1            | 1                  | PDIP 20-pin package |
| Z8F022ASJ020EG                    | 2 KB           | 512 B         | 64 B                | 23          | 20         | 2  | 8                   | 1              | 1            | 1                  | SOIC 28-pin package |
| Z8F022AHJ020EG                    | 2 KB           | 512 B         | 64 B                | 23          | 20         | 2  | 8                   | 1              | 1            | 1                  | SSOP 28-pin package |
| Z8F022APJ020EG                    | 2 KB           | 512 B         | 64 B                | 23          | 20         | 2  | 8                   | 1              | 1            | 1                  | PDIP 28-pin package |

### Table 148. Z8 Encore! XP F082A Series Ordering Matrix

| Part Number   | Flash    | RAM      | SDAN | // Lines | Interrupts | 16-Bit Timers w/PWM | 10-Bit A/D Channels | UART with IrDA | Comparator | Temperature Sensor | Description         |
|---|----------|----------|------|----------|------------|---------------------|---------------------|----------------|------------|--------------------|---------------------|
| Z8 Encore! XP F082A Series with 2 KB Flash<br>Standard Temperature: 0°C to 70°C |          |          |      |          |            |                     |                     |                |            |                    |                     |
| Z8F021APB020SG  | 2 KB     | 512 B    | 64 B | 6        | 13         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 8-pin package  |
| Z8F021AQB020SG  | 2 KB     | 512 B    | 64 B | 6        | 13         | 2                   | 0                   | 1              | 1          | 0                  | QFN 8-pin package   |
| Z8F021ASB020SG  | 2 KB     | 512 B    | 64 B | 6        | 13         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 8-pin package  |
| Z8F021ASH020SG  | 2 KB     | 512 B    | 64 B | 17       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 20-pin package |
| Z8F021AHH020SG  | 2 KB     | 512 B    | 64 B | 17       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 20-pin package |
| Z8F021APH020SG  | 2 KB     | 512 B    | 64 B | 17       | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 20-pin package |
| Z8F021ASJ020SG  | 2 KB     | 512 B    | 64 B | 25       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 28-pin package |
| Z8F021AHJ020SG  | 2 KB     | 512 B    | 64 B | 25       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 28-pin package |
| Z8F021APJ020SG  | 2 KB     | 512 B    | 64 B | 25       | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 28-pin package |
| Extended Temperatu  | re: –40° | °C to 10 | 5°C  |          |            |                     |                     |                |            |                    |                     |
| Z8F021APB020EG  | 2 KB     | 512 B    | 64 B | 6        | 13         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 8-pin package  |
| Z8F021AQB020EG  | 2 KB     | 512 B    | 64 B | 6        | 13         | 2                   | 0                   | 1              | 1          | 0                  | QFN 8-pin package   |
| Z8F021ASB020EG  | 2 KB     | 512 B    | 64 B | 6        | 13         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 8-pin package  |
| Z8F021ASH020EG  | 2 KB     | 512 B    | 64 B | 17       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 20-pin package |
| Z8F021AHH020EG  | 2 KB     | 512 B    | 64 B | 17       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 20-pin package |
| Z8F021APH020EG  | 2 KB     | 512 B    | 64 B | 17       | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 20-pin package |
| Z8F021ASJ020EG  | 2 KB     | 512 B    | 64 B | 25       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 28-pin package |
| Z8F021AHJ020EG  | 2 KB     | 512 B    | 64 B | 25       | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 28-pin package |
| Z8F021APJ020EG  | 2 KB     | 512 B    | 64 B | 25       | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 28-pin package |

### Table 148. Z8 Encore! XP F082A Series Ordering Matrix

LD 210 LDC 210 LDCI 209, 210 LDE 210 **LDEI 209** LDX 210 LEA 210 logical 210 **MULT 208 NOP 209** OR 210 **ORX 210 POP 210** POPX 210 program control 211 **PUSH 210** PUSHX 210 RCF 209, 210 **RET 211** RL 211 **RLC 211** rotate and shift 211 RR 211 **RRC 211 SBC 208** SCF 209, 210 SRA 211 SRL 211 **SRP 210 STOP 210 SUB 208 SUBX 208 SWAP 211 TCM 209 TCMX 209** TM 209 TMX 209 **TRAP 211** Watchdog Timer refresh 210 **XOR 210 XORX 210** instructions, eZ8 classes of 207 interrupt control register 69 interrupt controller 55

architecture 55 interrupt assertion types 58 interrupt vectors and priority 58 operation 57 register definitions 60 software interrupt assertion 59 interrupt edge select register 67 interrupt request 0 register 60 interrupt request 1 register 61 interrupt request 2 register 62 interrupt return 211 interrupt vector listing 55 interrupts **UART 108** IR 206 Ir 206 IrDA architecture 120 block diagram 120 control register definitions 123 operation 120 receiving data 122 transmitting data 121 **IRET 211** IRQ0 enable high and low bit registers 62 IRQ1 enable high and low bit registers 64 IRQ2 enable high and low bit registers 65 **IRR 206** Irr 206

# J

JP 211 jump, conditional, relative, and relative conditional 211

# L

LD 210 LDC 210 LDCI 209, 210 LDE 210 LDEI 209, 210 LDX 210 259

# Z8 Encore! XP<sup>®</sup> F082A Series Product Specification

260

LEA 210 load 210 load constant 209 load constant to/from program memory 210 load constant with auto-increment addresses 210 load effective address 210 load external data 210 load external data to/from data memory and autoincrement addresses 209 load external to/from data memory and auto-increment addresses 210 load using extended addressing 210 logical AND 210 logical AND/extended addressing 210 logical exclusive OR 210 logical exclusive OR/extended addressing 210 logical instructions 210 logical OR 210 logical OR/extended addressing 210 low power modes 32

# Μ

master interrupt enable 57 memory data 17 program 15 mode **CAPTURE 87, 88 CAPTURE/COMPARE 88** CONTINUOUS 87 COUNTER 87 GATED 88 **ONE-SHOT 87** PWM 87, 88 modes 87 **MULT 208** multiply 208 multiprocessor mode, UART 105

# Ν

NOP (no operation) 209 notation

# 0

b 206

cc 206

DA 206

ER 206

IM 206

IR 206

Ir 206

**IRR 206** 

Irr 206

p 206

R 206

r 206

**RA 206** 

**RR 206** 

vector 207

notational shorthand 206

rr 206

X 207

OCD architecture 180 auto-baud detector/generator 183 baud rate limits 184 block diagram 180 breakpoints 185 commands 186 control register 191 data format 183 DBG pin to RS-232 Interface 181 debug mode 182 debugger break 211 interface 181 serial errors 184 status register 192 timing 242 OCD commands execute instruction (12H) 190 read data memory (0DH) 190 read OCD control register (05H) 188 read OCD revision (00H) 187 read OCD status register (02H) 187 read program counter (07H) 188