

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	6
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f021apb020sg

Z8 Encore! XP[®] F082A Series Product Specification

٦	u	,	۰	
2	ı	Ĺ		

Operating Modes	198
Crystal Oscillator Operation	198
Oscillator Operation with an External RC Network	201
Internal Precision Oscillator	203
Operation	203
eZ8 CPU Instruction Set	204
Assembly Language Programming Introduction	204
Assembly Language Syntax	205
eZ8 CPU Instruction Notation	206
eZ8 CPU Instruction Classes	207
eZ8 CPU Instruction Summary	212
Opcode Maps	222
Electrical Characteristics	226
Absolute Maximum Ratings	226
DC Characteristics	227
AC Characteristics	232
On-Chip Peripheral AC and DC Electrical Characteristics	233
General Purpose I/O Port Input Data Sample Timing	240
General Purpose I/O Port Output Timing	241
On-Chip Debugger Timing	242
UART Timing	243
Packaging	245
Ordering Information	246
Part Number Suffix Designations	255
Index	256
Customer Support	265

Table 7. Register File Address Map (Continued)

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page	
Timer 1					
F08	Timer 1 High Byte	T1H	00	90	
F09	Timer 1 Low Byte	T1L	01	<u>90</u>	
F0A	Timer 1 Reload High Byte	T1RH	FF	<u>91</u>	
Timer 1 (cont'o	1)				
F0B	Timer 1 Reload Low Byte	T1RL	FF	<u>91</u>	
F0C	Timer 1 PWM High Byte	T1PWMH	00	<u>92</u>	
F0D	Timer 1 PWM Low Byte	T1PWML	00	<u>92</u>	
F0E	Timer 1 Control 0	T1CTL0	00	<u>85</u>	
F0F	Timer 1 Control 1	T1CTL1	00	<u>86</u>	
F10-F6F	Reserved	_	XX		
UART					
F40	UART Transmit/Receive Data registers	TXD, RXD	XX	<u>115</u>	
F41	UART Status 0 Register	U0STAT0	00	<u>114</u>	
F42	UART Control 0 Register	U0CTL0	00	<u>110</u>	
F43	UART Control 1 Register	U0CTL1	00	<u>110</u>	
F44	UART Status 1 Register	U0STAT1	00	<u>115</u>	
F45	UART Address Compare Register	U0ADDR	00	<u>116</u>	
F46	UART Baud Rate High Byte Register	U0BRH	FF	<u>117</u>	
F47	UART Baud Rate Low Byte Register	U0BRL	FF	<u>117</u>	
Analog-to-Digi	tal Converter (ADC)				
F70	ADC Control 0	ADCCTL0	00	<u>134</u>	
F71	ADC Control 1	ADCCTL1	80	<u>136</u>	
F72	ADC Data High Byte	ADCD_H	XX	<u>137</u>	
F73	ADC Data Low Byte	ADCD_L	XX	<u>137</u>	
F74–F7F	Reserved		XX		
Low Power Co	ntrol				
F80	Power Control 0	PWRCTL0	80	<u>34</u>	
F81	Reserved		XX		
LED Controller					
F82	LED Drive Enable	LEDEN	00	<u>53</u>	
F83	LED Drive Level High Byte	LEDLVLH	00	<u>53</u>	
F84	LED Drive Level Low Byte	LEDLVLL	00	<u>54</u>	

- 1. XX = Undefined.
- 2. Refer to the <u>eZ8 CPU Core User Manual (UM0128)</u>.




Figure 6. Voltage Brown-Out Reset Operation

The POR level is greater than the VBO level by the specified hysteresis value. This ensures that the device undergoes a Power-On Reset after recovering from a VBO condition.

Watchdog Timer Reset

If the device is operating in NORMAL or HALT Mode, the Watchdog Timer can initiate a System Reset at time-out if the WDT_RES Flash option bit is programmed to 1, i.e., the unprogrammed state of the WDT_RES Flash option bit. If the bit is programmed to 0, it configures the Watchdog Timer to cause an interrupt, not a System Reset, at time-out.

The WDT bit in the Reset Status (RSTSTAT) Register is set to signify that the reset was initiated by the Watchdog Timer.

External Reset Input

The RESET pin has a Schmitt-Triggered input and an internal pull-up resistor. Once the RESET pin is asserted for a minimum of four system clock cycles, the device progresses through the System Reset sequence. Because of the possible asynchronicity of the system clock and reset signals, the required reset duration may be as short as three clock periods

HALT Mode

Executing the eZ8 CPU's HALT instruction places the device into HALT Mode, which powers down the CPU but leaves all other peripherals active. In HALT Mode, the operating characteristics are:

- Primary oscillator is enabled and continues to operate
- System clock is enabled and continues to operate
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- Watchdog Timer's internal RC oscillator continues to operate
- If enabled, the Watchdog Timer continues to operate
- All other on-chip peripherals continue to operate, if enabled

The eZ8 CPU can be brought out of HALT Mode by any of the following operations:

- Interrupt
- Watchdog Timer time-out (interrupt or reset)
- Power-On Reset
- Voltage Brown-Out reset
- External RESET pin assertion

To minimize current in HALT Mode, all GPIO pins that are configured as inputs must be driven to one of the supply rails (V_{CC} or GND).

Peripheral-Level Power Control

In addition to the STOP and HALT modes, it is possible to disable each peripheral on each of the Z8 Encore! XP F082A Series devices. Disabling a given peripheral minimizes its power consumption.

Power Control Register Definitions

The following sections define the Power Control registers.

Power Control Register 0

Each bit of the following registers disables a peripheral block, either by gating its system clock input or by removing power from the block. The default state of the low-power

Port A-D Pull-up Enable Subregisters

The Port A–D Pull-up Enable Subregister, shown in Table 26, is accessed through the Port A–D Control Register by writing 06H to the Port A–D Address Register. Setting the bits in the Port A–D Pull-up Enable subregisters enables a weak internal resistive pull-up on the specified port pins.

Table 26. Port A-D Pull-Up Enable Subregisters (PxPUE)

Bit	7	6	5	4	3	2	1	0	
Field	PPUE7	PPUE6	PPUE5	PPUE4	PPUE3	PPUE2	PPUE1	PPUE0	
RESET		00H (Ports A-C); 01H (Port D); 04H (Port A of 8-pin device)							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 06H ir	n Port A–D A	Address Reg	jister, acces	sible througl	n the Port A	–D Control F	Register	

Bit	Description				
[7:0]	Port Pull-up Enabled				
PPUEx	0 = The weak pull-up on the port pin is disabled.				
	1 = The weak pull-up on the port pin is enabled.				
Note: x ir	Note: x indicates the specific GPIO port pin number (7–0).				

Port A-D Alternate Function Set 1 Subregisters

The Port A–D Alternate Function Set1 Subregister, shown in Table 27, is accessed through the Port A–D Control Register by writing 07H to the Port A–D Address Register. The Alternate Function Set 1 subregisters selects the alternate function available at a port pin. Alternate Functions selected by setting or clearing bits of this register are defined in the GPIO Alternate Functions section on page 37.

Note: Alternate function selection on port pins must also be enabled as described in the <u>Port A-D Alternate Function Subregisters</u> section on page 47.

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) Register, shown in Table 37, stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 Register to determine if any interrupt requests are pending.

Table 37. Interrupt Request 2 Register (IRQ2)

Bit	7	6	5	4	3	2	1	0
Field	Reserved				PC3I	PC2I	PC1I	PC0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FC6H						

Bit	Description
[7:4]	Reserved
	These bits are reserved and must be programmed to 0000.
[3:0]	Port C Pin x Interrupt Request
PCxI	0 = No interrupt request is pending for GPIO Port C pin x.
	1 = An interrupt request from GPIO Port C pin x is awaiting service.
Note: x	indicates the specific GPIO Port C pin number (0–3).

IRQ0 Enable High and Low Bit Registers

Table 38 describes the priority control for IRQ0. The IRQ0 Enable High and Low Bit registers, shown in Tables 39 and 40, form a priority-encoded enabling for interrupts in the Interrupt Request 0 Register.

Table 38. IRQ0 Enable and Priority Encoding

IRQ0ENH[x]	IRQ0ENL[x]	Priority	Description				
0	0	Disabled	Disabled				
0	1	Level 1	Low				
1	0	Level 2	Medium				
1	1	Level 3	High				
Note: x indicates register bits 0–7.							

Table 46. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bit	7	6	5	4	3	2	1	0
Field	Reserved			C3ENL	C2ENL	C1ENL	C0ENL	
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FC8H						

Bit	Description
[7:4]	Reserved
	These bits are reserved and must be programmed to 0000.
[3] C3ENL	Port C3 Interrupt Request Enable Low Bit
[2] C2ENL	Port C2 Interrupt Request Enable Low Bit
[1] C1ENL	Port C1 Interrupt Request Enable Low Bit
[0] C0ENL	Port C0 Interrupt Request Enable Low Bit

Interrupt Edge Select Register

The Interrupt Edge Select (IRQES) Register, shown in Table 47, determines whether an interrupt is generated for the rising edge or falling edge on the selected GPIO Port A input pin.

Table 47. Interrupt Edge Select Register (IRQES)

Bit	7	6	5	4	3	2	1	0	
Field	IES7	IES6	IES5	IES4	IES3	IES2	IES1	IES0	
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		FCDH							

Bit	Description
[7:0]	Interrupt Edge Select x
IES x	0 = An interrupt request is generated on the falling edge of the PAx input.
	1 = An interrupt request is generated on the rising edge of the PAx input.
Note:	x indicates the specific GPIO port pin number (0–7).

Interrupt Control Register

The Interrupt Control (IRQCTL) Register, shown in Table 49, contains the master enable bit for all interrupts.

Table 49. Interrupt Control Register (IRQCTL)

Bit	7	6	5	4	3	2	1	0
Field	IRQE		Reserved					
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R	R	R	R	R	R	R
Address	FCFH							

Bit	Description
[7] IRQE	Interrupt Request Enable This bit is set to 1 by executing an EI (Enable Interrupts) or IRET (Interrupt Return) instruction, or by a direct register write of a 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, Reset or by a direct register write of a 0 to this bit. 0 = Interrupts are disabled. 1 = Interrupts are enabled.
[6:0]	Reserved These bits are reserved and must be programmed to 0000000.

- Set the Capture edge (rising or falling) for the Timer Input
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).
- 3. Write to the Timer Reload High and Low Byte registers to set the Compare value.
- 4. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt are generated for both input capture and reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the reload event by setting TICONFIG field of the TxCTL0 Register.
- 5. Configure the associated GPIO port pin for the Timer Input alternate function.
- 6. Write to the Timer Control Register to enable the timer.
- 7. Counting begins on the first appropriate transition of the Timer Input signal. No interrupt is generated by this first edge.

In CAPTURE/COMPARE Mode, the elapsed time from timer start to Capture event can be calculated using the following equation:

Capture Elapsed Time (s) =
$$\frac{(Capture\ Value\ -\ Start\ Value)\times Prescale}{System\ Clock\ Frequency\ (Hz)}$$

Reading the Timer Count Values

The current count value in the timers can be read while counting (enabled). This capability has no effect on timer operation. When the timer is enabled and the Timer High Byte Register is read, the contents of the Timer Low Byte Register are placed in a holding register. A subsequent read from the Timer Low Byte Register returns the value in the holding register. This operation allows accurate reads of the full 16-bit timer count value while enabled. When the timers are not enabled, a read from the Timer Low Byte Register returns the actual value in the counter.

Timer Pin Signal Operation

The timer output function is a GPIO port pin alternate function. The Timer Output is toggled every time the counter is reloaded.

Table 63. UART Control 0 Register (U0CTL0)

Bit	7	6	5	4	3	2	1	0
Field	TEN	REN	CTSE	PEN	PSEL	SBRK	STOP	LBEN
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F42H							

Bit	Description
[7] TEN	Transmit Enable This bit enables or disables the transmitter. The enable is also controlled by the CTS signal and the CTSE bit. If the CTS signal is Low and the CTSE bit is 1, the transmitter is enabled. 0 = Transmitter disabled. 1 = Transmitter enabled.
[6] REN	Receive Enable This bit enables or disables the receiver. 0 = Receiver disabled. 1 = Receiver enabled.
[5] CTSE	CTS Enable 0 = The CTS signal has no effect on the transmitter. 1 = The UART recognizes the CTS signal as an enable control from the transmitter.
[4] PEN	Parity Enable This bit enables or disables parity. Even or odd is determined by the PSEL bit. 0 = Parity is disabled. 1 = The transmitter sends data with an additional parity bit and the receiver receives an additional parity bit.
[3] PSEL	Parity Select 0 = Even parity is transmitted and expected on all received data. 1 = Odd parity is transmitted and expected on all received data.
[2] SBRK	Send Break This bit pauses or breaks data transmission. Sending a break interrupts any transmission in progress, so ensure that the transmitter has finished sending data before setting this bit. 0 = No break is sent. 1 = Forces a break condition by setting the output of the transmitter to zero.
[1] STOP	Stop Bit Select 0 = The transmitter sends one stop bit. 1 = The transmitter sends two stop bits.
[0] LBEN	Loop Back Enable 0 = Normal operation. 1 = All transmitted data is looped back to the receiver.




Figure 21. Flash Memory Arrangement

Flash Information Area

The Flash information area is separate from Program Memory and is mapped to the address range FE00H to FFFFH. This area is readable but cannot be erased or overwritten. Factory trim values for the analog peripherals are stored here. Factory calibration data for the ADC is also stored here.

Operation

The Flash Controller programs and erases Flash memory. The Flash Controller provides the proper Flash controls and timing for Byte Programming, Page Erase and Mass Erase of Flash memory.

The Flash Controller contains several protection mechanisms to prevent accidental programming or erasure. These mechanism operate on the page, sector and full-memory levels.

Figure 22 displays a basic Flash Controller flow. The following subsections provide details about the various operations displayed in Figure 22.




Figure 22. Flash Controller Operation Flow Chart

Table 80. Flash Control Register (FCTL)

Bit	7	6	5	4	3	2	1	0
Field		FCMD						
RESET	0	0	0	0	0	0	0	0
R/W	W	W	W	W	W	W	W	W
Address		FF8H						

Bit	Description
[7:0]	Flash Command
FCMD	73H = First unlock command.
	8CH = Second unlock command.
	95H = Page Erase command (must be third command in sequence to initiate Page Erase).
	63H = Mass Erase command (must be third command in sequence to initiate Mass Erase).
	5EH = Enable Flash Sector Protect Register Access

Flash Status Register

The Flash Status (FSTAT) Register indicates the current state of the Flash Controller. This register can be read at any time. The read-only Flash Status Register shares its Register File address with the Write-only Flash Control Register.

Table 81. Flash Status Register (FSTAT)

Bit	7	6	5	4	3	2	1	0	
Field	Rese	erved	FSTAT						
RESET	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	R	
Address	FF8H								

Bit	Description	
[7:6]	These bits are reserved and must be programmed to 00.	
[5:0] FSTAT	Flash Controller Status 000000 = Flash Controller locked. 000001 = First unlock command received (73H written). 000010 = Second unlock command received (8CH written). 000011 = Flash Controller unlocked. 000100 = Sector protect register selected. 001xxx = Program operation in progress. 010xxx = Page erase operation in progress.	

Trim Bit Data Register

The Trim Bid Data (TRMDR) Register contains the read or write data for access to the trim option bits (Table 87).

Table 87. Trim Bit Data Register (TRMDR)

Bit	7	6	5	4	3	2	1	0
Field	TRMDR: Trim Bit Data							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address		FF7H						

Flash Option Bit Address Space

The first two bytes of Flash program memory at addresses 0000H and 0001H are reserved for the user-programmable Flash option bits.

Flash Program Memory Address 0000H

Table 88. Flash Option Bits at Program Memory Address 0000H

Bit	7	6	5	4	3	2	1	0
Field	WDT_RES	WDT_AO	OSC_S	EL[1:0]	VBO_AO	FRP	Reserved	FWP
RESET	U	U	C	U	U	U	U	U
R/W	R/W	R/W	R/W R/W R/W R/W					
Address	Program Memory 0000H							
Note: II = Unchanged by Reset R/W = Read/Write								

Note: U = Unchanged by Reset. R/W = Read/Write.

Bit	Description
[7] WDT_RES	 Watchdog Timer Reset 0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally enabled for the eZ8 CPU to acknowledge the interrupt request. 1 = Watchdog Timer time-out causes a system reset. This setting is the default for unprogrammed (erased) Flash.
[6] WDT_AO	 Watchdog Timer Always On 0 = Watchdog Timer is automatically enabled upon application of system power. Watchdog Timer can not be disabled. 1 = Watchdog Timer is enabled upon execution of the WDT instruction. Once enabled, the Watchdog Timer can only be disabled by a Reset or Stop Mode Recovery. This setting is the default for unprogrammed (erased) Flash.

On-Chip Debugger

The Z8 Encore! XP F082A Series devices contain an integrated On-Chip Debugger (OCD) that provides advanced debugging features including:

- Single pin interface
- Reading and writing of the register file
- Reading and writing of program and data memory
- Setting of breakpoints and watchpoints
- Executing eZ8 CPU instructions
- Debug pin sharing with general-purpose input-output function to maximize pins available to the user (8-pin product only)

Architecture

The on-chip debugger consists of four primary functional blocks: transmitter, receiver, auto-baud detector/generator and debug controller. Figure 23 displays the architecture of the on-chip debugger.




Figure 23. On-Chip Debugger Block Diagram

PS022827-1212 PRELIMINARY On-Chip Debugger

Bit	Description (Continued)
[3] WDFEN	Watchdog Timer Oscillator Failure Detection Enable 1 = Failure detection of Watchdog Timer oscillator is enabled. 0 = Failure detection of Watchdog Timer oscillator is disabled.
[2:0] SCKSEL	System Clock Oscillator Select 000 = Internal precision oscillator functions as system clock at 5.53MHz. 001 = Internal precision oscillator functions as system clock at 32kHz. 010 = Crystal oscillator or external RC oscillator functions as system clock. 011 = Watchdog Timer oscillator functions as system. 100 = External clock signal on PB3 functions as system clock. 101 = Reserved. 110 = Reserved. 111 = Reserved.

Table 128. eZ8 CPU Instruction Summary (Continued)

Assembly	Symbolic Operation	Address Mode		_ Opcode(s)	Flags					Fetch Cycle	Instr. Cycle	
Mnemonic		dst	src	(Hex)	С	Z	S	٧	D	Н	S	S
AND dst, src	dst ← dst AND src	r	r	52	-	*	*	0	-	-	2	3
		r	lr	53							2	4
		R	R	54							3	3
		R	IR	55							3	4
		R	IM	56							3	3
		IR	IM	57							3	4
ANDX dst, src	dst ← dst AND src	ER	ER	58	-	*	*	0	_	_	4	3
		ER	IM	59							4	3
ATM	Block all interrupt and DMA requests during execution of the next 3 instructions			2F	-	-	-	-	-	-	1	2
BCLR bit, dst	$dst[bit] \leftarrow 0$	r		E2	-	-	-	-	-	-	2	2
BIT p, bit, dst	dst[bit] ← p	r		E2	-	_	-	-	-	-	2	2
BRK	Debugger Break			00	-	_	-	-	-	-	1	1
BSET bit, dst	dst[bit] ← 1	r		E2	-	_	-	-	-	-	2	2
BSWAP dst	$dst[7:0] \leftarrow dst[0:7]$	R		D5	Χ	*	*	0	-	-	2	2
BTJ p, bit, src,	if $src[bit] = p$ $PC \leftarrow PC + X$		r	F6	-	-	-	-	-	-	3	3
dst			lr	F7							3	4
BTJNZ bit, src,	, if src[bit] = 1 PC ← PC + X		r	F6	_	_	_	-	_	_	3	3
dst			Ir	F7							3	4
BTJZ bit, src,	if $src[bit] = 0$ $PC \leftarrow PC + X$		r	F6	_	_	_	-	-	-	3	3
dst			lr	F7							3	4

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.




Figure 31. First Opcode Map

On-Chip Peripheral AC and DC Electrical Characteristics

Table 135 tabulates the electrical characteristics of the POR and VBO blocks.

Table 135. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

		T _A =	–40°C to +			
Symbol	Parameter	Minimum	Typical ¹	Maximum	Units	Conditions
V _{POR}	Power-On Reset Voltage Threshold	2.20	2.45	2.70	V	$V_{DD} = V_{POR}$
V _{VBO}	Voltage Brown-Out Reset Voltage Threshold	2.15	2.40	2.65	V	$V_{DD} = V_{VBO}$
	V _{POR} to V _{VBO} hysteresis		50	75	mV	
	Starting V _{DD} voltage to ensure valid Power-On Reset.	-	V _{SS}	_	V	
T _{ANA}	Power-On Reset Analog Delay	-	70	-	μs	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}
T _{POR}	Power-On Reset Digital Delay		16		μs	66 Internal Precision Oscillator cycles + IPO startup time (T _{IPOST})
T _{POR}	Power-On Reset Digital Delay		1		ms	5000 Internal Precision Oscillator cycles
T _{SMR}	Stop Mode Recovery with crystal oscillator disabled		16		μs	66 Internal Precision Oscillator cycles
T _{SMR}	Stop Mode Recovery with crystal oscillator enabled		1		ms	5000 Internal Precision Oscillator cycles
T _{VBO}	Voltage Brown-Out Pulse Rejection Period	-	10	-	μs	Period of time in which V _{DD} < V _{VBO} without generating a Reset.

Note: Data in the typical column is from characterization at 3.3 V and 30 °C. These values are provided for design guidance only and are not tested in production.

LEA 210	b 206
load 210	cc 206
load constant 209	DA 206
load constant to/from program memory 210	ER 206
load constant with auto-increment addresses 210	IM 206
load effective address 210	IR 206
load external data 210	Ir 206
load external data to/from data memory and auto-	IRR 206
increment addresses 209	Irr 206
load external to/from data memory and auto-incre-	p 206
ment addresses 210	R 206
	r 206
load using extended addressing 210	RA 206
logical AND/aytanded addressing 210	RR 206
logical AND/extended addressing 210	
logical exclusive OR 210	rr 206
logical exclusive OR/extended addressing 210	vector 207
logical instructions 210	X 207
logical OR 210	notational shorthand 206
logical OR/extended addressing 210	
low power modes 32	0
M	OCD
•••	architecture 180
master interrupt enable 57	auto-baud detector/generator 183
memory	baud rate limits 184
data 17	block diagram 180
program 15	breakpoints 185
mode	commands 186
CAPTURE 87, 88	control register 191
CAPTURE/COMPARE 88	data format 183
CONTINUOUS 87	DBG pin to RS-232 Interface 181
COUNTER 87	debug mode 182
GATED 88	debugger break 211
ONE-SHOT 87	interface 181
PWM 87, 88	serial errors 184
modes 87	status register 192
MULT 208	timing 242
multiply 208	OCD commands
multiprocessor mode, UART 105	execute instruction (12H) 190
	read data memory (0DH) 190
	read OCD control register (05H) 188
N	read OCD revision (00H) 187
NOP (no operation) 209	read OCD status register (02H) 187
notation	read program counter (07H) 188