



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	6
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f021asb020sg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Z8 Encore! XP<sup>®</sup> F082A Series Product Specification

Table 29.	Port A–C Input Data Registers (PxIN)
Table 30.	Port A–D Output Data Register (PxOUT)
Table 31.	LED Drive Enable (LEDEN)
Table 32.	LED Drive Level High Register (LEDLVLH)
Table 33.	LED Drive Level Low Register (LEDLVLL)
Table 34.	Trap and Interrupt Vectors in Order of Priority
Table 35.	Interrupt Request 0 Register (IRQ0) 60
Table 36.	Interrupt Request 1 Register (IRQ1) 61
Table 37.	Interrupt Request 2 Register (IRQ2) 62
Table 38.	IRQ0 Enable and Priority Encoding
Table 39.	IRQ0 Enable High Bit Register (IRQ0ENH)
Table 40.	IRQ0 Enable Low Bit Register (IRQ0ENL)
Table 41.	IRQ1 Enable and Priority Encoding
Table 42.	IRQ1 Enable Low Bit Register (IRQ1ENL)
Table 43.	IRQ1 Enable High Bit Register (IRQ1ENH)
Table 44.	IRQ2 Enable and Priority Encoding
Table 45.	IRQ2 Enable High Bit Register (IRQ2ENH)
Table 46.	Interrupt Edge Select Register (IRQES) 67
Table 47.	IRQ2 Enable Low Bit Register (IRQ2ENL)
Table 48.	Shared Interrupt Select Register (IRQSS) 68
Table 49.	Interrupt Control Register (IRQCTL)
Table 50.	Timer 0–1 Control Register 0 (TxCTL0)
Table 51.	Timer 0–1 Control Register 1 (TxCTL1)
Table 52.	Timer 0–1 High Byte Register (TxH)
Table 53.	Timer 0–1 Low Byte Register (TxL)
Table 54.	Timer 0–1 Reload High Byte Register (TxRH)
Table 55.	Timer 0–1 Reload Low Byte Register (TxRL)
Table 56.	Timer 0–1 PWM High Byte Register (TxPWMH)
Table 57.	Timer 0–1 PWM Low Byte Register (TxPWML)
Table 58.	Watchdog Timer Approximate Time-Out Delays

Reset or Stop Mode Recovery Event	POR	STOP	WDT	EXT
Power-On Reset	1	0	0	0
Reset using RESET pin assertion	0	0	0	1
Reset using Watchdog Timer time-out	0	0	1	0
Reset using the On-Chip Debugger (OCTCTL[1] set to 1)	1	0	0	0
Reset from STOP Mode using DBG Pin driven Low	1	0	0	0
Stop Mode Recovery using GPIO pin transition	0	1	0	0
Stop Mode Recovery using Watchdog Timer time-out	0	1	1	0

#### Table 12. Reset and Stop Mode Recovery Bit Descriptions



**Note:** Asserting any power control bit disables the targeted block regardless of any enable bits contained in the target block's control registers.

>

#### Port A–D Pull-up Enable Subregisters

The Port A–D Pull-up Enable Subregister, shown in Table 26, is accessed through the Port A–D Control Register by writing 06H to the Port A–D Address Register. Setting the bits in the Port A–D Pull-up Enable subregisters enables a weak internal resistive pull-up on the specified port pins.

Bit	7	6	5	4	3	2	1	0	
Field	PPUE7	PPUE6	PPUE5	PPUE4	PPUE3	PPUE2	PPUE1	PPUE0	
RESET		00H (Ports A-C); 01H (Port D); 04H (Port A of 8-pin device)							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	If 06H in Port A–D Address Register, accessible through the Port A–D Control Register								
Bit	Description	n							

Table 26	Dort	וויים ח_א	IIn Enab		istors (	
Table 20	). FUIL	A-D Fuii	-∪p ⊏nau	le Subreg	isters (	FXFUE)

Bit	Description					
[7:0]	Port Pull-up Enabled					
PPUEx	0 = The weak pull-up on the port pin is disabled.					
	1 = The weak pull-up on the port pin is enabled.					
Note: x indicates the specific GPIO port pin number (7–0).						

#### Port A–D Alternate Function Set 1 Subregisters

The Port A–D Alternate Function Set1 Subregister, shown in Table 27, is accessed through the Port A–D Control Register by writing 07H to the Port A–D Address Register. The Alternate Function Set 1 subregisters selects the alternate function available at a port pin. Alternate Functions selected by setting or clearing bits of this register are defined in the <u>GPIO Alternate Functions</u> section on page 37.

**Note:** Alternate function selection on port pins must also be enabled as described in the <u>Port A</u>– <u>D Alternate Function Subregisters</u> section on page 47.

# Port A–C Input Data Registers

Reading from the Port A–C Input Data registers, shown in Table 29, return the sampled values from the corresponding port pins. The Port A–C Input Data registers are read-only. The value returned for any unused ports is 0. Unused ports include those missing on the 8-and 28-pin packages, as well as those missing on the ADC-enabled 28-pin packages.

Bit	7	6	5	4	3	2	1	0
Field	PIN7	PIN6	PIN5	PIN4	PIN3	PIN2	PIN1	PIN0
RESET	Х	Х	Х	Х	Х	Х	Х	Х
R/W	R	R	R	R	R	R	R	R
Address		FD2H, FD6H, FDAH						
X = Undefined.								

Table 29. Port A–C Input Data Registers (PxIN)

Bit	Description
[7:0]	Port Input Data
PxIN	Sampled data from the corresponding port pin input.
	0 = Input data is logical 0 (Low).
	1 = Input data is logical 1 (High).

Note: x indicates the specific GPIO port pin number (7–0).

# Port A–D Output Data Register

The Port A–D Output Data Register, shown in Table 30, controls the output data to the pins.

Bit	7	6	5	4	3	2	1	0
Field	POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FD3H, FD7H, FDBH, FDFH							

Table 30. Port A–D Output Data Register (PxOUT)

#### Bit Description

[7:0] **Port Output Data** PxOUT These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for alternate function operation. 0 = Drive a logical 0 (Low).

1 = Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding Port Output Control Register bit to 1.

Note: x indicates the specific GPIO port pin number (7–0).

# **GPIO Mode Interrupt Controller**

The interrupt controller on the Z8 Encore! XP F082A Series products prioritizes the interrupt requests from the on-chip peripherals and the GPIO port pins. The features of interrupt controller include:

- 20 possible interrupt sources with 18 unique interrupt vectors:
  - Twelve GPIO port pin interrupt sources (two interrupt vectors are shared)
  - Eight on-chip peripheral interrupt sources (two interrupt vectors are shared)
- Flexible GPIO interrupts:
  - Eight selectable rising and falling edge GPIO interrupts
  - Four dual-edge interrupts
- Three levels of individually programmable interrupt priority
- Watchdog Timer and LVD can be configured to generate an interrupt
- Supports vectored and polled interrupts

Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start an interrupt service routine (ISR). Usually this interrupt service routine is involved with the exchange of data, status information, or control information between the CPU and the interrupting peripheral. When the service routine is completed, the CPU returns to the operation from which it was interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the interrupt controller has no effect on operation. For more information about interrupt servicing by the eZ8 CPU, refer to the <u>eZ8 CPU Core User Manual (UM0128)</u>, which is available for download on <u>www.zilog.com</u>.

# **Interrupt Vector Listing**

Table 34 lists all of the interrupts available in order of priority. The interrupt vector is stored with the most-significant byte (MSB) at the even Program Memory address and the least-significant byte (LSB) at the following odd Program Memory address.

**Note:** Some port interrupts are not available on the 8- and 20-pin packages. The ADC interrupt is unavailable on devices not containing an ADC.

**Example 1.** A poor coding style that can result in lost interrupt requests:

LDX r0, IRQ0 AND r0, MASK LDX IRQ0, r0

To avoid missing interrupts, use the coding style in Example 2 to clear bits in the Interrupt Request 0 Register:

**Example 2.** A good coding style that avoids lost interrupt requests:

ANDX IRQ0, MASK

#### **Software Interrupt Assertion**

Program code can generate interrupts directly. Writing a 1 to the correct bit in the Interrupt Request Register triggers an interrupt (assuming that interrupt is enabled). When the interrupt request is acknowledged by the eZ8 CPU, the bit in the Interrupt Request Register is automatically cleared to 0.

**Caution:** Zilog recommends not using a coding style to generate software interrupts by setting bits in the Interrupt Request registers. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost. See Example 3, which follows.

**Example 3.** A poor coding style that can result in lost interrupt requests:

```
LDX r0, IRQ0
OR r0, MASK
LDX IRQ0, r0
```

To avoid missing interrupts, use the coding style in Example 4 to set bits in the Interrupt Request registers:

**Example 4.** A good coding style that avoids lost interrupt requests:

ORX IRQ0, MASK

#### Watchdog Timer Interrupt Assertion

The Watchdog Timer interrupt behavior is different from interrupts generated by other sources. The Watchdog Timer continues to assert an interrupt as long as the time-out condition continues. As it operates on a different (and usually slower) clock domain than the rest of the device, the Watchdog Timer continues to assert this interrupt for many system clocks until the counter rolls over.

Bit	Description (Continued)
[4] U0RXI	<b>UART 0 Receiver Interrupt Request</b> 0 = No interrupt request is pending for the UART 0 receiver.
	1 = An interrupt request from the UART 0 receiver is awaiting service.
[3]	UART 0 Transmitter Interrupt Request
U0TXI	0 = No interrupt request is pending for the UART 0 transmitter.
	1 = An interrupt request from the UART 0 transmitter is awaiting service.
[2:1]	Reserved
	These bits are reserved and must be programmed to 00.
[0]	ADC Interrupt Request

0 = No interrupt request is pending for the analog-to-digital Converter.

1 = An interrupt request from the Analog-to-Digital Converter is awaiting service.

### **Interrupt Request 1 Register**

The Interrupt Request 1 (IRQ1) Register, shown in Table 36, stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 Register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 1 Register to determine if any interrupt requests are pending.

Bit	7	6	5	4	3	2	1	0
Field	PA7VI	PA6CI	PA5I	PA4I	PA3I	PA2I	PA1I	PA0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC3H							

Table 36. Interrupt Request 1 Register (IRQ1)

Bit	Description
[7] PA7VI	<b>Port A Pin 7 or LVD Interrupt Request</b> 0 = No interrupt request is pending for GPIO Port A or LVD.
	1 = An interrupt request from GPIO Port A or LVD.
[6] PA6CI	Port A Pin 6 or Comparator Interrupt Request 0 = No interrupt request is pending for GPIO Port A or Comparator. 1 = An interrupt request from GPIO Port A or Comparator.
[5:0] PA5I	<ul> <li>Port A Pin x Interrupt Request</li> <li>0 = No interrupt request is pending for GPIO Port A pin x.</li> <li>1 = An interrupt request from GPIO Port A pin x is awaiting service.</li> </ul>
Note: x ir	dicates the specific GPIO port pin number (0–5).

ADCI

enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer Reload.

Observe the following steps for configuring a timer for COUNTER Mode and initiating the count:

- 1. Write to the Timer Control Register to:
  - Disable the timer.
  - Configure the timer for COUNTER Mode.
  - Select either the rising edge or falling edge of the Timer Input signal for the count. This selection also sets the initial logic level (High or Low) for the Timer Output alternate function. However, the Timer Output function is not required to be enabled.
- 2. Write to the Timer High and Low Byte registers to set the starting count value. This only affects the first pass in COUNTER Mode. After the first timer Reload in COUNTER Mode, counting always begins at the reset value of 0001H. In COUNTER Mode the Timer High and Low Byte registers must be written with the value 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin for the Timer Input alternate function.
- 6. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control Register to enable the timer.

In COUNTER Mode, the number of Timer Input transitions since the timer start is computed via the following equation:

COUNTER Mode Timer Input Transitions = Current Count Value-Start Value

#### **COMPARATOR COUNTER Mode**

In COMPARATOR COUNTER Mode, the timer counts input transitions from the analog comparator output. The TPOL bit in the Timer Control Register selects whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPAR-ATOR COUNTER Mode, the prescaler is disabled.

- Set or clear the CTSE bit to enable or disable control from the remote receiver using the  $\overline{\text{CTS}}$  pin
- 6. Check the TDRE bit in the UART Status 0 Register to determine if the Transmit Data Register is empty (indicated by a 1). If empty, continue to <u>Step 7</u>. If the Transmit Data Register is full (indicated by a 0), continue to monitor the TDRE bit until the Transmit Data Register becomes available to receive new data.
- 7. Write the UART Control 1 Register to select the outgoing address bit.
- 8. Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.
- 9. Write the data byte to the UART Transmit Data Register. The transmitter automatically transfers the data to the Transmit Shift Register and transmits the data.
- 10. Make any changes to the Multiprocessor Bit Transmitter (MPBT) value, if appropriate and MULTIPROCESSOR Mode is enabled.
- 11. To transmit additional bytes, return to <u>Step 5</u>.

# Transmitting Data using the Interrupt-Driven Method

The UART Transmitter interrupt indicates the availability of the Transmit Data Register to accept new data for transmission. Observe the following steps to configure the UART for interrupt-driven data transmission:

- 1. Write to the UART Baud Rate High and Low Byte registers to set the appropriate baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control registers to enable the UART Transmitter interrupt and set the acceptable priority.
- 5. Write to the UART Control 1 Register to enable MULTIPROCESSOR (9-bit) Mode functions, if MULTIPROCESSOR Mode is appropriate.
- 6. Set the MULTIPROCESSOR Mode Select (MPEN) to Enable MULTIPROCESSOR Mode.
- 7. Write to the UART Control 0 Register to:
  - Set the transmit enable bit (TEN) to enable the UART for data transmission
  - Enable parity, if appropriate and if MULTIPROCESSOR Mode is not enabled and select either even or odd parity

**Note:** The offset compensation is performed first, followed by the gain compensation. One bit of resolution is lost because of rounding on both the offset and gain computations. As a result the ADC registers read back 13 bits: 1 sign bit, two calibration bits lost to rounding and 10 data bits.

Also note that in the second term, the multiplication must be performed before the division by  $2^{16}$ . Otherwise, the second term incorrectly evaluates to zero.

**Caution:** Although the ADC can be used without the gain and offset compensation, it does exhibit nonunity gain. Designing the ADC with sub-unity gain reduces noise across the ADC range but requires the ADC results to be scaled by a factor of 8/7.

### **ADC Compensation Details**

High-efficiency assembly code that performs ADC compensation is available for download on <u>www.zilog.com</u>. This section offers a bit-specific description of the ADC compensation process used by this code.

The following data bit definitions are used:

0-9, a-f = bit indices in hexadecimal

s = sign bit

v = overflow bit

- = unused

#### Input Data

MSB	LSB	
s b a 9 8 7 6 5	4 3 2 1 0 v (ADC)	ADC Output Word; if v = 1, the data is invalid
	s 6 5 4 3 2 1 0	Offset Correction Byte
ssss 7 6 5	4 3 2 1 0 0 0 0 (Offset)	Offset Byte shifted to align with ADC data
sedcba98	76543210 (Gain)	Gain Correction Word

#3	#3	#3	#3

4. Round the result and discard the least significant two bytes (equivalent to dividing by  $2^{16}$ ).

#3	#3	#3	#3
_			
0x00	0x00	0x80	0x00
_			
#4 MSB	#4 LSB		

5. Determine the sign of the gain correction factor using the sign bits from <u>Step 2</u>. If the offset-corrected ADC value *and* the gain correction word both have the same sign, then the factor is positive and remains unchanged. If they have differing signs, then the factor is negative and must be multiplied by -1.

#5 MSB	#5 LSB
--------	--------

6. Add the gain correction factor to the original offset corrected value.

#5 MSB	#5 LSB
+	
#1 MSB	#1 LSB
=	
#6 MSB	#6 LSB
L	

7. Shift the result to the right, using the sign bit determined in <u>Step 1</u>, to allow for the detection of computational overflow.

$S \rightarrow \#6 MSB \#6 LSB$
---------------------------------

132

**Caution:** The byte at each address of the Flash memory cannot be programmed (any bits written to 0) more than twice before an erase cycle occurs. Doing so may result in corrupted data at the target byte.

#### **Page Erase**

The Flash memory can be erased one page (512 bytes) at a time. Page Erasing the Flash memory sets all bytes in that page to the value FFH. The Flash Page Select Register identifies the page to be erased. Only a page residing in an unprotected sector can be erased. With the Flash Controller unlocked and the active page set, writing the value 95h to the Flash Control Register initiates the Page Erase operation. While the Flash Controller executes the Page Erase operation, the eZ8 CPU idles but the system clock and on-chip peripherals continue to operate. The eZ8 CPU resumes operation after the Page Erase operation completes. If the Page Erase operation is performed using the On-Chip Debugger, poll the Flash Status Register to determine when the Page Erase operation is complete. When the Page Erase is complete, the Flash Controller returns to its locked state.

#### Mass Erase

The Flash memory can also be Mass Erased using the Flash Controller, but only by using the On-Chip Debugger. Mass Erasing the Flash memory sets all bytes to the value FFH. With the Flash Controller unlocked and the Mass Erase successfully enabled, writing the value 63H to the Flash Control Register initiates the Mass Erase operation. While the Flash Controller executes the Mass Erase operation, the eZ8 CPU idles but the system clock and on-chip peripherals continue to operate. Using the On-Chip Debugger, poll the Flash Status Register to determine when the Mass Erase operation is complete. When the Mass Erase is complete, the Flash Controller returns to its locked state.

## **Flash Controller Bypass**

The Flash Controller can be bypassed and the control signals for the Flash memory brought out to the GPIO pins. Bypassing the Flash Controller allows faster Row Programming algorithms by controlling the Flash programming signals directly.

Row programming is recommended for gang programming applications and large volume customers who do not require in-circuit initial programming of the Flash memory. Page Erase operations are also supported when the Flash Controller is bypassed.

For more information about bypassing the Flash Controller, refer to the <u>Third-Party Flash</u> <u>Programming Support for Z8 Encore! MCUs Application Note (AN0117)</u>, which is available for download on <u>www.zilog.com</u>.

# Flash Controller Behavior in DEBUG Mode

The following changes in behavior of the Flash Controller occur when the Flash Controller is accessed using the On-Chip Debugger:

- The Flash Write Protect option bit is ignored.
- The Flash Sector Protect Register is ignored for programming and erase operations.
- Programming operations are not limited to the page selected in the Page Select Register.
- Bits in the Flash Sector Protect Register can be written to one or zero.
- The second write of the Page Select Register to unlock the Flash Controller is not necessary.
- The Page Select Register can be written when the Flash Controller is unlocked.
- The Mass Erase command is enabled through the Flash Control Register.

**Caution:** For security reasons, the Flash controller allows only a single page to be opened for write/ erase. When writing multiple Flash pages, the flash controller must go through the unlock sequence again to select another page.

# **Flash Control Register Definitions**

This section defines the features of the following Flash Control registers.

Flash Control Register: see page 153

Flash Status Register: see page 155

Flash Page Select Register: see page 156

Flash Sector Protect Register: see page 157

Flash Frequency High and Low Byte Registers: see page 157

#### **Flash Control Register**

The Flash Controller must be unlocked using the Flash Control (FCTL) Register before programming or erasing the Flash memory. Writing the sequence 73H 8CH, sequentially, to the Flash Control Register unlocks the Flash Controller. When the Flash Controller is unlocked, the Flash memory can be enabled for Mass Erase or Page Erase by writing the appropriate enable command to the FCTL. Page Erase applies only to the active page selected in Flash Page Select Register. Mass Erase is enabled only through the On-Chip

Debug Command	Command Byte	Enabled when Not in DEBUG Mode?	Disabled by Flash Read Protect Option Bit
Write Program Counter	06H	_	Disabled.
Read Program Counter	07H	-	Disabled.
Write Register	08H	-	Only writes of the Flash Memory Control registers are allowed. Additionally, only the Mass Erase command is allowed to be written to the Flash Control Register.
Read Register	09H	_	Disabled.
Write Program Memory	0AH	-	Disabled.
Read Program Memory	0BH	-	Disabled.
Write Data Memory	0CH	-	Yes.
Read Data Memory	0DH	_	-
Read Program Memory CRC	0EH	_	-
Reserved	0FH	-	_
Step Instruction	10H	_	Disabled.
Stuff Instruction	11H	_	Disabled.
Execute Instruction	12H	_	Disabled.
Reserved	13H–FFH	_	-

#### Table 109. Debug Command Enable/Disable (Continued)

In the list of OCD commands that follows, data and commands sent from the host to the On-Chip Debugger are identified by DBG  $\leftarrow$  Command/Data. Data sent from the On-Chip Debugger back to the host is identified by DBG  $\rightarrow$  Data.

**Read OCD Revision (00H).** The Read OCD Revision command determines the version of the On-Chip Debugger. If OCD commands are added, removed, or changed, this revision number changes.

```
DBG \leftarrow 00H
DBG \rightarrow OCDRev[15:8] (Major revision number)
DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

**Read OCD Status Register (02H).** The Read OCD Status Register command reads the OCDSTAT Register.

DBG  $\leftarrow$  02H DBG  $\rightarrow$  OCDSTAT[7:0]

**Read Runtime Counter (03H).** The Runtime Counter counts system clock cycles in between Breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the Write Memory,

Register file size varies depending on the device type. See the device-specific Z8 Encore! XP Product Specification to determine the exact register file range available.

# eZ8 CPU Instruction Notation

In the eZ8 CPU Instruction Summary and Description sections, the operands, condition codes, status flags and address modes are represented by a notational shorthand that is described in Table 118.

Notation	Description	Operand	Range
b	Bit	b	b represents a value from 0 to 7 (000B to 111B).
CC	Condition code	—	Refer to the Condition Codes section in the <u>eZ8</u> <u>CPU Core User Manual (UM0128)</u> .
DA	Direct address	Addrs	Represents a number in the range 0000H to FFFFH.
ER	Extended addressing register	Reg	Reg. represents a number in the range of 000H to FFFH.
IM	Immediate data	#Data	Data is a number between 00H to FFH.
lr	Indirect working register	@Rn	n = 0–15.
IR	Indirect register	@Reg	Reg. represents a number in the range of 00H to FFH.
Irr	Indirect working register pair	@RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
IRR	Indirect register pair	@Reg	Reg. represents an even number in the range 00H to FEH.
р	Polarity	р	Polarity is a single bit binary value of either 0B or 1B.
r	Working register	Rn	n = 0 – 15.
R	Register	Reg	Reg. represents a number in the range of 00H to FFH.
RA	Relative address	Х	X represents an index in the range of +127 to – 128 which is an offset relative to the address of the next instruction.
rr	Working register pair	RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
RR	Register pair	Reg	Reg. represents an even number in the range of 00H to FEH.

#### Table 118. Notational Shorthand

Assembly			ress ode	_ Opcode(s)			Fla	Fetch Cycle	Instr. Cycle			
Mnemonic	Symbolic Operation	dst	src	(Hex)		Ζ	S	V	D	Н	S	S
DA dst	$dst \gets DA(dst)$	R		40	*	*	*	Х	_	_	2	2
		IR		41	=						2	3
DEC dst	dst ← dst - 1	R		30	_	*	*	*	_	_	2	2
		IR		31	-						2	3
DECW dst	dst ← dst - 1	RR		80	-	*	*	*	-	-	2	5
		IRR		81	-						2	6
DI	$IRQCTL[7] \leftarrow 0$			8F	-	-	-	-	-	-	1	2
DJNZ dst, RA	$dst \leftarrow dst - 1$ if $dst \neq 0$ PC $\leftarrow$ PC + X	r		0A-FA	_	_	_	_	_	-	2	3
EI	$IRQCTL[7] \leftarrow 1$			9F	-	-	-	-	-	-	1	2
HALT	Halt Mode			7F	-	_	_	_	-	-	1	2
INC dst	dst ← dst + 1	R		20	-	*	*	_	_	-	2	2
		IR		21	-						2	3
		r		0E-FE	-						1	2
INCW dst	dst ← dst + 1	RR		A0	-	*	*	*	-	-	2	5
		IRR		A1	-						2	6
IRET	$FLAGS \leftarrow @SP$ $SP \leftarrow SP + 1$ $PC \leftarrow @SP$ $SP \leftarrow SP + 2$ $IRQCTL[7] \leftarrow 1$			BF	*	*	*	*	*	*	1	5
JP dst	$PC \leftarrow dst$	DA		8D	-	_	_	_	_	-	3	2
		IRR		C4	=						2	3
JP cc, dst	if cc is true PC $\leftarrow$ dst	DA		0D-FD	_	_	_	-	_	_	3	2

#### Table 128. eZ8 CPU Instruction Summary (Continued)

Note: Flags Notation:

\* = Value is a function of the result of the operation.

- = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

### Z8 Encore! XP<sup>®</sup> F082A Series **Product Specification**

							Lo	ower Nil	ble (He	x)						
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
_	1.1	2.2	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3	2.3	2.2	2.2	3.2	1.2	1.2
0	BRK	SRP IM	ADD	ADD	<b>ADD</b> R2,R1	ADD IR2,R1			ADDX ER2,ER1	ADDX IM,ER1	DJNZ r1,X	JR cc,X	LD r1,IM	JP cc,DA	INC r1	NOP
	2.2	2.3	r1,r2 2.3	r1,lr2 2.4	3.3	3.4	R1,IM 3.3	IR1,IM 3.4	4.3	4.3	11,∧	00,7	11,111	CC,DA		See 2nd
1	RLC	RLC	ADC	ADC	ADC	ADC	ADC	ADC	ADCX							Opcode
-	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						Мар
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1
2	INC	INC	SUB	SUB	SUB	SUB	SUB	SUB	SUBX	SUBX						1
	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
3	2.2 DEC	2.3 DEC	2.3 SBC	2.4 SBC	3.3 SBC	3.4 SBC	3.3 SBC	3.4 SBC	4.3 SBCX	4.3 SBCX						
Ũ	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						
4	DA	DA	OR	OR	OR	OR	OR	OR	ORX	ORX						
	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1							
5	2.2 POP	2.3 POP	2.3 AND	2.4 AND	3.3 AND	3.4 AND	3.3 AND	3.4 AND	4.3 ANDX	4.3 ANDX						1.2 WDT
5	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1							
	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1.2
6	СОМ	СОМ	тсм	тсм	тсм	тсм	тсм	тсм	тсмх	тсмх						STOP
	R1	IR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
7	2.2 PUSH	2.3 PUSH	2.3 TM	2.4 TM	3.3 TM	3.4 TM	3.3 TM	3.4 TM	4.3 TMX	4.3 TMX						1.2 <b>HALT</b>
'	R2	IR2	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
	2.5	2.6	2.5	2.9	3.2	3.3	3.4	3.5	3.4	3.4						1.2
8	DECW	DECW	LDE	LDEI	LDX	LDX	LDX	LDX	LDX	LDX						DI
	RR1	IRR1	r1,Irr2	lr1,lrr2	r1,ER2	lr1,ER2	IRR2,R1	IRR2,IR1	r1,rr2,X	rr1,r2,X						
9	2.2 RL	2.3 RL	2.5 LDE	2.9 LDEI	3.2 LDX	3.3 LDX	3.4 LDX	3.5 LDX	3.3 <b>LEA</b>	3.5 <b>LEA</b>						1.2 El
9	R1	IR1	r2,Irr1	Ir2,Irr1	r2,ER1	Ir2,ER1	R2,IRR1	IR2,IRR1	r1,r2,X	rr1,rr2,X						<b>L</b> 1
	2.5	2.6	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1.4
Α	INCW	INCW	CP	СР	CP	CP	CP	CP	CPX	CPX						RET
	RR1	IRR1	r1,r2	r1,lr2	R2,R1	IR2,R1	R1,IM	IR1,IM	ER2,ER1	IM,ER1						
<b>D</b>	2.2	2.3	2.3	2.4	3.3	3.4	3.3	3.4	4.3	4.3						1.5
В	CLR R1	IR1	XOR r1,r2	XOR r1,lr2	<b>XOR</b> R2,R1	XOR IR2,R1	XOR R1,IM	XOR IR1,IM	XORX ER2,ER1	XORX IM,ER1						IRET
	2.2	2.3	2.5	2.9	2.3	2.9	111,111	3.4	3.2	ini,Ertr						1.2
С	RRC	RRC	LDC	LDCI	JP	LDC		LD	PUSHX							RCF
	R1	IR1	r1,Irr2	lr1,lrr2	IRR1	lr1,lrr2		r1,r2,X	ER2							
-	2.2	2.3	2.5	2.9	2.6	2.2	3.3	3.4	3.2							1.2
D	SRA R1	SRA IR1			CALL IRR1	BSWAP	CALL		POPX							SCF
	2.2	2.3	r2,Irr1 2.2	lr2,Irr1 2.3	3.2	R1 3.3	DA 3.2	r2,r1,X 3.3	ER1 4.2	4.2						1.2
Е	RR	RR	BIT	LD	LD	LD	LD	LD	LDX	LDX						CCF
	R1	IR1	p,b,r1	r1,lr2	R2,R1	IR2,R1	R1,IM		ER2,ER1							
	2.2	2.3	2.6	2.3	2.8	3.3	3.3	3.4					L	ΙL		
F	SWAP	SWAP	TRAP	LD	MULT	LD	BTJ	BTJ								
	R1	IR1	Vector	lr1,r2	RR1	R2,IR1	p,b,r1,X	p,b,lr1,X			1	7	Ţ		,	

Lower Nibble (Hex)

Figure 31. First Opcode Map

Z8 Encore! XP F082A	Lash Series	Wey with 2	SO AN KB Flas	b. 10 Lines	Hiterrupts	and the second sec	10-Bit A/D Channels	UART with IrDA	E Comparator	Temperature Sensor	Description
Standard Temperatu							0				
Z8F022APB020SG	2 KB	512 B	64 B	6	14	2	4	1	1	1	PDIP 8-pin package
Z8F022AQB020SG	2 KB	512 B	64 B	6	14	2	4	1	1	1	QFN 8-pin package
Z8F022ASB020SG	2 KB	512 B	64 B	6	14	2	4	1	1	1	SOIC 8-pin package
Z8F022ASH020SG	2 KB	512 B	64 B	17	20	2	7	1	1	1	SOIC 20-pin package
Z8F022AHH020SG	2 KB	512 B	64 B	17	20	2	7	1	1	1	SSOP 20-pin package
Z8F022APH020SG	2 KB	512 B	64 B	17	20	2	7	1	1	1	PDIP 20-pin package
Z8F022ASJ020SG	2 KB	512 B	64 B	23	20	2	8	1	1	1	SOIC 28-pin package
Z8F022AHJ020SG	2 KB	512 B	64 B	23	20	2	8	1	1	1	SSOP 28-pin package
Z8F022APJ020SG	2 KB	512 B	64 B	23	20	2	8	1	1	1	PDIP 28-pin package
Extended Temperatu	re: –40°	°C to 10	5°C								
Z8F022APB020EG	2 KB	512 B	64 B	6	14	2	4	1	1	1	PDIP 8-pin package
Z8F022AQB020EG	2 KB	512 B	64 B	6	14	2	4	1	1	1	QFN 8-pin package
Z8F022ASB020EG	2 KB	512 B	64 B	6	14	2	4	1	1	1	SOIC 8-pin package
Z8F022ASH020EG	2 KB	512 B	64 B	17	20	2	7	1	1	1	SOIC 20-pin package
Z8F022AHH020EG	2 KB	512 B	64 B	17	20	2	7	1	1	1	SSOP 20-pin package
Z8F022APH020EG	2 KB	512 B	64 B	17	20	2	7	1	1	1	PDIP 20-pin package
Z8F022ASJ020EG	2 KB	512 B	64 B	23	20	2	8	1	1	1	SOIC 28-pin package
Z8F022AHJ020EG	2 KB	512 B	64 B	23	20	2	8	1	1	1	SSOP 28-pin package
Z8F022APJ020EG	2 KB	512 B	64 B	23	20	2	8	1	1	1	PDIP 28-pin package

#### Table 148. Z8 Encore! XP F082A Series Ordering Matrix

254

	Flash	RAM	NVDS	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Comparator	Temperature Sensor	Description
Z8 Encore! XP F082A Se	eries	Develo	pment	Kit							
Z8F08A28100KITG		Z8 Enco	ore! XP	F082/	A Ser	ies 2	8-Pin	Dev	elopn	nent K	it
Z8F04A28100KITG		Z8 Enco	ore! XP	F042/	A Ser	ies 2	8-Pin	Dev	elopn	nent K	it
Z8F04A08100KITG		Z8 Enco	ore! XP	F042/	A Ser	ies 8	-Pin l	Deve	opme	ent Kit	
ZUSBSC00100ZACG		USB Sn	nart Ca	ble Ac	cess	ory K	it				
ZUSBOPTSC01ZACG		USB Op	to-Isol	ated S	mart	Cabl	e Aco	cesso	ry Kit		
ZENETSC0100ZACG		Etherne	t Smar	t Cable	e Acc	esso	ry Kit				

#### Table 148. Z8 Encore! XP F082A Series Ordering Matrix