



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	2KB (2K x 8)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f021asj020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Signal Mnemonic	I/O	Description
Analog		
ANA[7:0]	Ι	Analog Port. These signals are used as inputs to the analog-to-digital converter (ADC).
VREF	I/O	Analog-to-digital converter reference voltage input, or buffered output for internal reference.
Low-Power Operati	ional Ar	nplifier (LPO)
AMPINP/AMPINN	Ι	LPO inputs. If enabled, these pins drive the positive and negative amplifier inputs respectively.
AMPOUT	0	LPO output. If enabled, this pin is driven by the on-chip LPO.
Oscillators		
XIN	I	External Crystal Input. This is the input pin to the crystal oscillator. A crystal can be connected between it and the X_{OUT} pin to form the oscillator. In addition, this pin is used with external RC networks or external clock drivers to provide the system clock.
X _{OUT}	0	External Crystal Output. This pin is the output of the crystal oscillator. A crystal can be connected between it and the XIN pin to form the oscillator.
Clock Input		
CLKIN	Ι	Clock Input Signal. This pin may be used to input a TTL-level signal to be used as the system clock.
LED Drivers		
LED	0	Direct LED drive capability. All port C pins have the capability to drive an LED without any other external components. These pins have programmable drive strengths set by the GPIO block.
On-Chip Debugger		
DBG	I/O	Debug. This signal is the control and data input and output to and from the On-Chip Debugger.
		Caution: The DBG pin is open-drain and requires a pull-up resistor to ensure proper operation.
Notes: 1. PB6 and PB7 are	only ava	ensure proper operation.

Table 2. Signal Descriptions (Continued)

replaced by AV_{DD} and AV_{SS} . 2. The AV_{DD} and AV_{SS} signals are available only in 28-pin packages with ADC. They are replaced by PB6 and PB7 on 28-pin packages without ADC.

and as long as four. A reset pulse three clock cycles in duration might trigger a reset; pulse four cycles in duration always triggers a reset.

While the RESET input pin is asserted Low, the code XP FO82A Series devices remain in the Reset state. If the REFSET held Low beyond the System Reset timeout, the device exits the Reset state on the system clock rising edge for the owing RESET deassertion. Following a Systemet Revitated by the external REFSET the EXT status bit in the Reset Status (RSTSTAT) Register is set to 1.

External Reset Indicator

During System Reset or whetherethese the GPIO logic (Exactle 200n page 4,6the RESET pin functions as an opein-(threative Low) reset nimode ator in addition to the input functionality. This reset output affectives are Z8 Encore! XP82A Series device to reset other components to which it is, coverneif that reset is caused by internal sources such as POR, VBO or WDT events.

After an internal reset event occurs, the intiery ad expires driving the RESPIN Low. The RESETpin is held Low by the intermoditry until the appropriate delay listed in Table 8 has elapsed.

On-Chip Debugger Initiated Reset

A Power-On Reset can be initiated usOmg@thip Debugger bytting the RST bit in the OCD Control Register. The On-Chip Debugger block is not reset but the rest of the chip goes through a normal system meres to the automatically ars during the system reset. Following the system reset to the Reset Status (RSTSTAT) Register is set.

Stop Mode Recovery

STOP Mode is entered by execution TOP instruction by the eZ8 CPU. Show the Power Modeshapter on page 32 for detailed STOP Mode information. During Stop Mode Recovery (SMR), the CPU is helden from 66 IPO cycles if the crystal oscillator is disabled or 5000 cycles if it is enabled. The SMR Tabley 1(3) from page 233) T_{SMR} , also includes the time interedulo start up the IPO.

Stop Mode Recovery does not affect begistiers other than the Watchdog Timer Control Register (WDTCTL) and the Oscillator Control Register (OSCCTL). After any Stop Mode Recovery, the IPO is enabled and selected as the system clock. If another s tem clock source is required, the Stope to be code must configure the oscillator control block such that the correct system clock source is enabled and selected.

The eZ8 CPU fetches the Reset vector at Program Memory and loads that value into the Program **Proughtam** execution begins at the Reset vec-

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port C ⁵	PCO	Reserved		AFS1[0]: 0
		ANA4/CINP	ADC or Comparator Input	AFS1[0]: 1
	PC1	Reserved		AFS1[1]: 0
		ANA5/CINN	ADC or Comparator Input	AFS1[1]: 1
	PC2	Reserved		AFS1[2]: 0
PC3		ANA6/V _{REF} ⁴	ADC Analog Input or ADC Voltage Refe ence	r-AFS1[2]: 1
	PC3	COUT	ComparatorOutput	AFS1[3]: 0
		Reserved		AFS1[3]: 1
	PC4	Reserved		AFS1[4]: 0
				AFS1[4]: 1
	PC5	Reserved		AFS1[5]: 0
				AFS1[5]: 1
	PC6	Reserved		AFS1[6]: 0
				AFS1[6]: 1
	PC7	Reserved		AFS1[7]: 0
				AFS1[7]: 1
Port D ⁶	PDO	RESET	External Reset	N/A

Table 15. Port Alternate Function Mapping (Non 8-Pin Parts) (Continued)

Notes:

- 2. Whether PAO/PA6 takes on the timer input or timer complement function depends on the timer configuration. See the <u>Timer Pin Signal Operation</u> section on page 84 for details.
- 3. Because there are at most two choicealternate function for any pipoof B, the Alteante Function Set Register AFS2 is not used to select the function function selection must also be enabled. Seedthe <u>A D Alternate Function Subregisters (PxAB</u>ection on page 47 for details.
- 4. V_{REF} is available on PB5 in 28-pin products and on PC2 in 20-pin parts.
- 5. Because there are at most two choice alternate function for any pipoof C, the Alternate Function Set Register AFS2 is not used to select the functive function selection must also be enabled. See alternate Function Subregisters (PxAB) ction on page 47 for details.
- 6. Because there is only a single alternate function for PDO pin, the Alternate Function Set registers are not implemented for Port D. Enabling alternate funseled tions automatically enables the associated alternate function. See the the AD Alternate Function Subregisters (PXAF) ection on page 47 for details.

^{1.} Because there is only a single alternate function for RearchA pin, the Alernate Function Set registers are not implemented for Port A. Enabling alternate function clientes automatically enables the associated alternate function. See the Port A D Alternate Function Subregisters (PxAse) ction on page 47 for details.

66

IRQ2ENH[x]	IRQ2ENL[x]	Priority	Description					
0	0	Disabled	Disabled					
0	1	Level 1	Low					
1	0	Level 2	Medium					
1	1	Level 3	High					
Note: x indicate	Note: x indicates register bits 0 7.							

Table 44. IRQ2 Enable and Priority Encoding

Table 45. IRQ2 Enable High Bit Register (IRQ2ENH)
--	---

Bit	7	6	5	4	3	2	1	0		
Field		Rese	rved		C3ENH	C2ENH	C1ENH	COENH		
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FC7H									
Bit	Description									
[7:4]	Reserved These bits are reserved and must be programmed to 0000.									
[3] C3ENH	Port C3 In	terrupt Re	q e st Enable	e High Bit						
[2] C2ENH	Port C2 In	terrupt Red	q e st Enable	e High Bit						
[1] C1ENH	Port C1 Interrupt Request Enable High Bit									
[O] COENH	Port CO In	terrupt Re	q e st Enable	e High Bit						

Shared Interrupt Select Register

The Shared Interrupt Select (IRQSS) Reginstroan in Table 48, determines the source of the PADxS interrupts. There such Interrupt Select Register selects between Port A and alternate sources foind heidual interrupts.

Because these shared interrupts are edget, thrigg possible geomerate an interrupt just by switching from one shalled to another. For ethis on, an interrupt must be disabled before switching between sources.

Bit	7	6	5	4	3	2	1	0		
Field	PA7VS	PA6CS		Reserved						
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	FCEH									
Bit	Description									
[7] PA7VS	PA 7/LVD Selection O = PA7 is used for the interrotopt PA7VS interrupt request. 1 = The LVD is used for the interrupt for PA7VS interrupt request.									
[6] PA6CS	 PA6/Comparator Selection O = PA6 is used for the interrupt for PA6CS interrupt request. 1 = The Comparator is used for the interrupt for PA6CS interrupt request. 									
[5:0]	Reserved These bits are reserved and must be programmed to 000000									

Table 48. Shared Interrupt Select Register (IRQSS)

103

Set or clearse to enable or disable control from the remote receiver using the $\overline{\text{CTS}}$ pin

8. Execute an El instition to enable interrupts.

The UART is now configured for intenrivpt-data transmission. Because the UART Transmit Data Register is empty, anpintsergrenerated immediately. When the UART Transmit interrupt is detected, the asis derived service routine (ISR) performs the following:

- 1. Write the UART Control 1 Register to the endultiprocess of doit the byte to be transmitted:
- 2. Set the Multiprocessor Bit Transmitter (MPBT) if sending an address byte, clear it if sending a data byte.
- 3. Write the data byte to the UART ill and Register. The transmitter automatically transfers the data to the Tshifsn Riegister and transmits the data.
- 4. Clear the UART Transmit interrupt bit in the applicable Interrupt Request Register.
- 5. Execute the IRET instruction to return from theeinvieeruoputishe and wait for the Transmit Data Registergain become empty.

Receiving Data using the Polled Method

Observe the following steps toucentifie UART for polled data reception:

- 1. Write to the UART Baud Rate High an By bevregisters to set an acceptable baud rate for the incoming data stream.
- 2. Enable the UART pin functions by **coinfig**the associated GPIO port pins for alternate function operation.
- 3. Write to the UART Control 1 Registernable MULTIPROCESSOR Mode functions, if appropriate.
- 4. Write to the UART Control O Register to:

Set the receive enabler bit) (to enable the UAROF data reception Enable parity, if appropriate and if Multiprocessor membershamed select either even or odd parity.

5. Check the RDA bit in the UART Status O Register to determine if the Receive Data Register contains a valid data byte (indicated by Aais) set to 1 to indicate available data, continus to mortibe RDA bit awaiting reception of the valid data.

- 6. Read data from the UART Receive Data Register. If operating in MULTIPROCES-SOR (9-bit) Mode, further actions maguined depending on the MULTIPRO-CESSOR Mode bits MPMD[1:0].
- 7. Return t<u>Step</u> 4to receive additional data.

Receiving Data using the Interrupt-Driven Method

The UART Receiver interrupt indicates the iaty itaf new datad aerror conditions). Observe the following steps to configure the UART receiver for interrupt-driven operation:

- 1. Write to the UART Baud Rate High an Bytew registers to set the acceptable baud rate.
- 2. Enable the UART pin functions by coinfighthe associated GPIO port pins for alternate function operation.
- 3. Execute a DI instruction to disable interrupts.
- 4. Write to the Interrupt control regestable tube UART Receiver interrupt and set the acceptable priority.
- 5. Clear the UART Receiver interrupte important interrupte important Register.
- 6. Write to the UART Control 1 Registenative Multiproces(Soubit) mode functions, if appropriate.

Set the Multiprocessor Mode Secterat) (to Enable MULTIPROCESSOR Mode.

Set the Multiprocessor Mode Bits, MPMD [1 sp]lect the acceptable address matching scheme.

Configure the UART to interrupt on redeetweetand errors or errors only (interrupt on errors only likely to be useful for Event devices without a DMA block)

- 7. Write the device address to the **Addmpase** Register (automatic MULTIPRO-CESSOR Modes only).
- 8. Write to the UART Control O Register to:

Set the receive enable Robins) (to enable Robins) for data reception Enable parity, if appropriate and if roots pornode is not abled and select either even or odd parity

9. Execute an El instition to enable intersupt

Rate Generator to function as an additional counter if the UART functionality is not employed.

UART Baud Ra te Generator

The UART Baud Rate Generator createsrafter queency baud rate for data transmission. The input to the **Braud** Generator is the system clock. The UART Baud Rate High and Low Byte registers combine to create a 16-bit baud rate divisor value (BRG[15:0]) that sets the data transmiss(ibaud rate) of the UART. The UART data rate is calculated gustime following equation:

UART Data Rate (bits/s)= System Clock Frequency (Hz) 16 **U**UART Baud Rate Divisor Value

When the UART is disabled, the BaudGenterator functions as a basic 16-bit timer with an interrupt upon timeObserve the followingssteepconfigure the Baud Rate Generator as a timer with an interrupt upon time-out:

- 1. Disable the UART by clearing the REN and TEN bits in the UART Control O Register to O.
- 2. Load the acceptable 1 cobitt value into the UARTudB ate High and Low Byte registers.
- 3. Enable the Baud Rate Generator thirdeonfund associated interrupt by setting the BRGCTL bit in the UART Control 1 Register to 1.

When configured as a general purpose dimber that interval is calculated using the following equation:

Interrupt Interval s= System Clock Period (s) BRG 15:0 @

UART Control Register Definitions

The UART Control registers support ART and the associated Infrared Encoder/ Decoders. For more information infrared operation, superint Encoder/ Decoderchapter on page 120.

UART Control O and Control 1 Registers

The UART Control O (UxCTLO) and Control 1 (UxCTL1) registers, shown in Tables 63 and 64, configure the properties JART betransmit and receive operations. The UART Control registers must not the use while the UART is enabled.

Output Data

The output format of the corrected ADC value is shown below.

	MSB								LS	SΒ					
S	v	b	а	9	8	7	6	5	4	3	2	1	0	-	-

The overflow bit in the corrected **aditable**sinthat the computed value was greater than the maximum logical value (+1023) or less than the minimum logical value (1024 Unlike the hardware overflow, this is not a simple binary flag. For a normal (nonoverflow) sample, the sign and the overflow bit match. If the sign bit and overflow bit do n match, a computation warflow has occurred.

Input Buffer Stage

Many applications require the measure **a**meintpof voltage source with a high output impedance. This ADC provides a buffered fiorp such situations. The drawback of the buffered input is a limitation of the input V herngusing unity gain buffered mode, the input signal must be prevented foroing too close to either V_{DD} . See Table 139 on page 236 for details.

This condition applienly to the input voltage letter (sepect to ground) of each differential input signal. The add differential input voltage magnitude may be less than 300 mV.

The input range of the unbuffered ADC swings from M_D . Input signals smaller than 300 mV must use the unbuffered deput these signals do not contain low output impedances, they mightire off-chip buffering.

Signals outside the allowable input range can be used without instability or device dam age. Any ADC readings mandetside the input range bijesc suto greater inaccuracy than specified.

ADC Control Register Definitions

This section defines the featuhes for flowing ADC Control registers.

ADC Control Register O (ADCCT:LS) e page 134

ADC Control/Status Register 1 (ADCC Teet) page 136

ADC Data High Byte Register (ADCD_ste)e page 137

ADC Data Low Byte Register (ADCD_sle)e page 137

ADC Control Register O

The ADC Control Register O (ADCCTLO) csol the analog inquainnel and initiates the analog-to-digital conversion. It lads she voltage reaffee configuration.

Bit	7	6	5	4	3	2	1	0	
Field	CEN	REFSELL	REFOUT	CONT		ANAIN[3	:0]		
RESET	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address			•	F7	ОН				
Bit	Descrip	tion						_	
[7] CEN	Convers 0 = Cor this 1 = Beg proc	sion Enable oversion is bit to 0 w in conversi gress, the c	complete. \ hen a conv on. Writing conversion	Writing a O ersion is co a 1 to this restarts. Th	produces r omplete. s bitsstacon his bit rema	no effect. T version. If a ains 1 until	he ADC au a conversic the conver	tomatically clears on is already in rsion is complete.	
[6] REFSELL	Voltage In conju mines t SELH, R OO = In O1 = Int 10 = Int 11 = Re	Reference nction with he level of EFSELL}; nc ternal Refe ternal Refe ternal Refe served.	Level Select in the High the interna- te that thi rence Disal rence set t rence set t	ct Low Bit bit (REFSEL Il voltage re s reference bled, refere o 1.0 V. o 2.0 V (de	H)ADC Cont atter,ethe fol e is indepen nce comes efault).	trol/Status llowing det ident of the from exter	Re gt er 1, t ails the eff e Comparat nal pin.	his deter- ects of {REF- tor reference.	
[5] REFOUT	III = Reserved. Internal Reference Output Enable 0 = Reference buffer is disabled; Vref piavisilable for GPIO or analog functions. 1 = The internal ADC reference is buffered and driven out twenthe ADC is used with an external reference ({REFSELH,REFSELL}=00), the REFOULT bit must be set to 0.								
[4] CONT	 Conversion O = Single-shot conversion. ADC data is outpute at completion of the 5129 system clock cycles (measurements of the internaliterature sensor take twice as long). 1 = Continuous conversion. ADC data updatedergy 256 system clock cycles after an initial 5129 clock conversion (measurements of the internal temperature sensor take twice as long). 								
[3:0] ANAIN[3:0]	Analog I These b all packs with ea able ana ADC Co	Input Selec its select t ages for th ch package alog inputs. ntrol/Statu	t he analog i e Z8 Encor style, see Usage of t s Register	nput for co ≰PFO82AS t Phie Descri these bits of 1.	onversion. N Series. For i <u>ptio</u> rchapte changes de	Not all Port information er on page pending on	pins in this about por 8. Do not e the buffer	s list are available ir t pins available enable unavail- mode selected in	

Table 73. ADC Control Register O (ADCCTLO)

Low Power Operational Amplifier

The LPO is a general-purpose low power **operatio** bifier. Each of the three ports of the amplifier is accessible from the package pins. The LPO contains only one pin configuration: ANAO is the output/feedback node; ANAe1 inverting input and ANA2 is the noninverting input.

Operation

To use the LPO, it must be enabled *dinvet* the control Register O (PWRCT Loge default state of the LPO is OFF. To use the LPPO the must be cleared by turning it ON (for details, see the wer Control Regist section on page 33). When making normal ADC measurements on ANAO (i.e., measurements with normal ADC output), the LPO bit must be turned OFF. Turning the LPON bit bit terferes with normal ADC measurements.

Caution: The LPO bit enables the amplexien in STOP Mode. If at the provide in STOP Mode, disable it. Failing to performestalts in STOP Mode currents higher than necessary.

As with other ADC measurements, any explanation and on purposes the configured as such in the GPIO registers. Seenthe D Alternate Function Subregisteris on page 47 for details.

LPO output measurements areom addeAO, as selected by Athen[3:0] bits of ADC Control Register O. It is also possiblake single-ended measurements on ANA1 and ANA2 while the amplifier is enabled is hold to determining offset conditions. Differential measurements between ANA2 may be useful for noise cancellation purposes.

If the LPO output is rouodethe ADC, then the FMODE[2:0] bits of ADC Control/Status Register 1 must also be configured y fogain buffered operation. Sampling the LPO in an unbuffered mode is not recommended.

When either input is overdriven, the amplifier outpestatatheapositive or negative supply voltage. No instability results.

Temperature Sensor Calibration Data

Table 98. Temperature Sensor Calibration High Byte at OO3A (TSCALH)

Bit	7	6	5	4	3	2	1	0		
Field		TSCALH								
RESET	U	U	U	U	U	U	U	U		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	Address Information Page Memory 003A									
Note: U =	Note: U = Unchanged by Reset. R/W = Read/Write.									

Bit	Description
[7:0]	Temperature Sensor Calibration High Byte
TSCALH	The TSCALH and TSCALL bytes combine to forthe 12-bit temperature sensor offset calibra-
	tion value. For more details, sæmperature Sensor Operaticon page 139.

Table 99. Temperature Sensor Calibration Low Byte at 003B (TSCALL)

Bit	7	6	5	4	3	2	1	0		
Field		TSCALL								
RESET	U	U	U	U	U	U	U	U		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	Address Information Page Memory 003B									
Note: U = Unchanged by Reset. R/W = Read/Write.										

Bit	Description
[7:0]	Temperature Sensor Calibration Low Byte
TSCALL	The TSCALH and TSCALL bytes combine to forthe 12-bit temperature sensor offset calibra-
	tion value. For usage details, see themperature Sensor Operationsection on page 144.

Randomized Lot Identifier

Table 104. Lot Identification Number (RAND_LOT)

Bit	7	6	5	4	3	2	1	0			
Field		RAND_LOT									
RESET	U	U	U	U	U	U	U	U			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Address		lr	nterspersed	throughou	ut Informat	ion Page N	1emory				
Note: U =	= Unchanged by Reset. R/W = Read/Write.										
Di+	Docorin	tion									
DIL	Description										

[7]	Randomized Lot ID
RAND_LOT	The randomized lot ID is a 32-byte binary value that changes for each production lot. See
_	Table 105.

Table 105. Randomized Lot ID Locations

Info Page	Memory	
Address	Address	Usage
3C	FE3C	Randomized Lot ID Byte 31 (most significant)
3D	FE3D	Randomized Lot ID Byte 30.
3E	FE3E	Randomized Lot ID Byte 29.
3F	FE3F	Randomized Lot ID Byte 28.
58	FE58	Randomized Lot ID Byte 27.
59	FE59	Randomized Lot ID Byte 26.
5A	FE5A	Randomized Lot ID Byte 25.
5B	FE5B	Randomized Lot ID Byte 24.
5C	FE5C	Randomized Lot ID Byte 23.
5D	FE5D	Randomized Lot ID Byte 22.
5E	FE5E	Randomized Lot ID Byte 21.
5F	FE5F	Randomized Lot ID Byte 20.
61	FE61	Randomized Lot ID Byte 19.
62	FE62	Randomized Lot ID Byte 18.
64	FE64	Randomized Lot ID Byte 17.
65	FE65	Randomized Lot ID Byte 16.
67	FE67	Randomized Lot ID Byte 15.
68	FE68	Randomized Lot ID Byte 14.

Byte Read

To read a byte from the NVDS array, **desernossi** first push the address onto the stack. User code issues the instruction to the address of the byte-reading of the stack of the return from the sub-rotation address of the status byte resides in working register contract of the status byte are undefined for read operations to illegal addresses. Also, the user code must pop the address byte off stack.

The read routine uses the stack space in additione one byte of address pushed by the user. Sufficient memory behavioral to this stack usage.

Because of the Flash memory architecture, NVDS reads exhibit a nonuniform execution time. A read operation takes betw@eand4488 (assuming a 20 MHz system clock). Slower system clock speeds result in proportionally higher execution times.

NVDS byte reads from invalid addressese(**xbese**) ing the NVDS array size) return Oxff. Illegal read operations have avecution time.

The status byte returned by the NVDS read routine is zero for successful read, as determined by a CRC check. If the status **noytzens**, there was a corrupted value in the NVDS array at the location being read. **dase** his he value returned in RO is the byte most recently written to the **harra** does not have a CRC error.

Power Failure Protection

The NVDS routines employ error checking mechanisms to ensure a power failure endan gers only the most recently written by prebigues ly written to the array are not perturbed.

A system reset (such as a pin reset or Watchdog Timer reset) that occurs during a write operation also perturbs the cloydently being writter the bytes in the array are unperturbed.

Optimizing NVDS Memory Usage for Execution Speed

NVDS read time can vary drastically. This discrepancy is a trade-off for minimizing the frequency of writes that require possignation are sets as indicated in Table 107. The NVDS read time of address N is a fund thermore for writes to addresses other than N since the most recent write to address the page erase. Neglecting effects by pages and results caused by the initial condition in which the NVDS is blank, a rule unit is that every write since the most recent page erase causes read times of unwritten addresses the unpertension of (511-NVDS_SIZE).

eZ8 CPU Instruction Summary

Table 128 summarizes the eZ8 CPU **firsts**uche table identifies the addressing modes employed by the instruction, the peffecte Flags Register, the number of CPU clock cycles required for intstruction fetch and the number of CPU clock cycles required for the instruction execution.

Assembly		Addro Mo	ess de	- Opcode(s)			Fla	Flags		Fetch - Cycle	Insti Cycle	r. e	
Mnemonic	Symbolic Operation	dst	src	c (Hex)		Ζ	S	V	D	Н	S	S	-
ADC dst, src	dstmdst + src + C	r	r	12		*	*	*	*	0	*	2	3
	-	r	lr	13							2	4	
	-	R	R	14							3	3	
	-	R	IR	15							3	4	
	-	R	IM	16							3	3	
	-	IR	IM	17							3	4	
ADCX dst, src	dstmdst + src + C	ER	ER	18	,	*	*	*	*	0	* 4	1	3
	-	ER	IM	19							4	3	
ADD dst, src	dstmdst + src	r	r	02		*	*	*	*	0	*	2	3
	-	r	lr	03							2	4	
	-	R	R	04							3	3	
	-	R	IR	05							3	4	
	-	R	IM	06							3	3	
	-	IR	IM	07							3	4	
ADDX dst, src	dstmdst + src	ER	ER	08	ł	<	*	*	*	0	* 4	ł	3
	-	ER	IM	09							4	3	

Table	128.	eZ8	CPU	Instruction	Summary
					,

Note: Flags Notation: * = Value is a function of the result of the operation.

= Unaffected.

X = Undefined.

O = Reset to O.

1 = Set to 1.

		Addre Moo	ess de		Flags	Fetch	Instr.
Assembly Mnemonic	Symbolic Operation	dst	src	Opcode(s) – Opcode(s) – (Hex)	C Z S V D H	– Cycle s	Cycle s
DA dst	dstmDA(dst)	R		40	* * * X	2	2
		IR		41	-	2	3
DEC dst	dst mdst - 1	R		30	* * *	2	2
		IR		31	-	2	3
DECW dst	dst mdst - 1	RR		80	* * *	2	5
		IRR		81	-	2	6
DI	IRQCTL[7] mO			8F		1	2
DJNZ dst, RA	dst mdst 1 if dst zO PC mPC + X	r		OA-FA		2	3
EI	IRQCTL[7] m1			9F		1	2
HALT	Halt Mode			7F		1	2
INC dst	dstmdst + 1	R		20	* *	2	2
		IR		21	-	2	3
		r		OE-FE	-	1	2
INCW dst	dst modst + 1	RR		AO	* * *	2	5
		IRR		A1	-	2	6
IRET	FLAGS m@SP SP mSP + 1 PC m@SP SP mSP + 2 IRQCTL[7] m1			BF	* * * * *	* 1	5
JP dst	PC mdst	DA		8D		3	2
		IRR		C4	-	2	3
JP cc, dst	if cc is true PC mdst	DA		OD-FD		3	2

Table 128	e78	CPU	Instruction	Summary	(Continued)
	ELO	CFU	Instruction	Summary	(Continueu)

Note: Flags Notation:

* = Value is a function of the result of the operation.

= Unaffected.

X = Undefined.

O = Reset to O.

1 = Set to 1.

UART Timing

Figure 37 and Table 146 provide timingaition for UART pins for the case where CTS is used for flow control. The CDTS assertion delay (T1) assumes the Transmit Data Register has been low-idend data pricer CTS assertion.



Figure 37. UART Timing With CTS

		Del	ay (ns)
Parameter	Abbreviation	Minimum	Maximum
UART			
T ₁	CTS Fall to DE output delay	2 * X _N perio	d 2 * 🕅 period + 1 bit time
T ₂	DE assertion to TXD falling edge (start bit) de	lay	- 5
T ₃	End of Stop Bit(s) to DE deassertion delay		- 5

Table	146.	UART	Timing	With	CTS

Part Number	Flash	RAM	NVDS	I/O Lines	Interrupts	16-Bit Timers w/PWN	IUART with IrDA	Comparator	Temperature Sensor		Description
Z8 Encore! XP F082	A Series	s with 11	 B Flas	h							
Standard Temperatu	re: 0°C	to 70°C									
Z8F011APB020SG	1 KB	256 B	16 B	6	13	2	0	1	1	0	PDIP 8-pin package
Z8F011AQB020SG	1 KB	256 B	16 B	6	13	2	0	1	1	0	QFN 8-pin package
Z8F011ASB020SG	1 KB	256 B	16 B	6	13	2	0	1	1	0	SOIC 8-pin package
Z8F011ASH020SG	1 KB	256 B	16 B	17	19	2	0	1	1	0	SOIC 20-pin package
Z8F011AHH020SG	1 KB	256 B	16 B	17	19	2	0	1	1	0	SSOP 20-pin package
Z8F011APH020SG	1 KB	256 B	16 B	17	19	2	0	1	1	0	PDIP 20-pin package
Z8F011ASJ020SG	1 KB	256 B	16 B	25	19	2	0	1	1	0	SOIC 28-pin package
Z8F011AHJ020SG	1 KB	256 B	16 B	25	19	2	0	1	1	0	SSOP 28-pin package
Z8F011APJ020SG	1 KB	256 B	16 B	25	19	2	0	1	1	0	PDIP 28-pin package
Extended Temperatu	re: 40°	°C to 10	5°C								
Z8F011APB020EG	1 KB	256 B	16 B	6	13	2	0	1	1	0	PDIP 8-pin package
Z8F011AQB020EG	1 KB	256 B	16 B	6	13	2	0	1	1	0	QFN 8-pin package
Z8F011ASB020EG	1 KB	256 B	16 B	6	13	2	0	1	1	0	SOIC 8-pin package
Z8F011ASH020EG	1 KB	256 B	16 B	17	19	2	0	1	1	0	SOIC 20-pin package
Z8F011AHH020EG	1 KB	256 B	16 B	17	19	2	0	1	1	0	SSOP 20-pin package
Z8F011APH020EG	1 KB	256 B	16 B	17	19	2	0	1	1	0	PDIP 20-pin package
Z8F011ASJ020EG	1 KB	256 B	16 B	25	19	2	0	1	1	0	SOIC 28-pin package
Z8F011AHJ020EG	1 KB	256 B	16 B	25	19	2	0	1	1	0	SSOP 28-pin package
Z8F011APJ020EG	1 KB	256 B	16 B	25	19	2	0	1	1	0	PDIP 28-pin package

Table 148. Z8 Encore! XP F082A Series Ordering Matrix

2	5	4
~	\mathbf{U}	Τ.

Part Number	Flash	RAM	NVDS	I/O Lines	Interrupts	16-Bit Timers w/PWN	10-Bit A/D Channels	UART with Irda	Comparator	Temperature Sensor	Description
Z8 Encore! XP F082A Series Development Kit											
Z8F08A28100KITG	Z8 Encore! XP F082A Series 28-Pin Development Kit										
Z8F04A28100KITG	Z8 Encore! XP FO42A Series 28-Pin Development Kit										
Z8F04A08100KITG	Z8 Encore! XP F042A Series 8-Pin Development Kit										
ZUSBSC00100ZACG	USB Smart Cable Accessory Kit										
ZUSBOPTSCO1ZACG	USB Opto-Isolated Smart Cable Accessory Kit										
ZENETSC0100ZACG	E	Ethernet	Smar	t Cab	le Ac	cess	ory I	Kit			

Table 148. Z8 Encore! XP F082A Series Ordering Matrix