




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                            |
| Core Processor             | eZ8                                                                                                                               |
| Core Size                  | 8-Bit                                                                                                                             |
| Speed                      | 20MHz                                                                                                                             |
| Connectivity               | IrDA, UART/USART                                                                                                                  |
| Peripherals                | Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT                                                                      |
| Number of I/O              | 6                                                                                                                                 |
| Program Memory Size        | 2KB (2K x 8)                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                             |
| EEPROM Size                | 64 x 8                                                                                                                            |
| RAM Size                   | 512 x 8                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                       |
| Data Converters            | A/D 4x10b                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                     |
| Package / Case             | 8-SOIC (0.154", 3.90mm Width)                                                                                                     |
| Supplier Device Package    | -                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/z8f022asb020eg">https://www.e-xfl.com/product-detail/zilog/z8f022asb020eg</a> |

|                                                             |     |
|-------------------------------------------------------------|-----|
| Universal Asynchronous Receiver/Transmitter .....           | 99  |
| Architecture .....                                          | 99  |
| Operation .....                                             | 100 |
| Transmitting Data using the Polled Method .....             | 101 |
| Transmitting Data using the Interrupt-Driven Method .....   | 102 |
| Receiving Data using the Polled Method .....                | 103 |
| Receiving Data using the Interrupt-Driven Method .....      | 104 |
| Clear To Send (CTS) Operation .....                         | 105 |
| MULTIPROCESSOR (9-bit) Mode .....                           | 105 |
| External Driver Enable .....                                | 107 |
| UART Interrupts .....                                       | 108 |
| UART Baud Rate Generator .....                              | 110 |
| UART Control Register Definitions .....                     | 110 |
| UART Control 0 and Control 1 Registers .....                | 110 |
| UART Status 0 Register .....                                | 114 |
| UART Status 1 Register .....                                | 115 |
| UART Transmit Data Register .....                           | 115 |
| UART Receive Data Register .....                            | 116 |
| UART Address Compare Register .....                         | 116 |
| UART Baud Rate High and Low Byte Registers .....            | 117 |
| Infrared Encoder/Decoder .....                              | 120 |
| Architecture .....                                          | 120 |
| Operation .....                                             | 120 |
| Transmitting IrDA Data .....                                | 121 |
| Receiving IrDA Data .....                                   | 122 |
| Infrared Encoder/Decoder Control Register Definitions ..... | 123 |
| Analog-to-Digital Converter .....                           | 124 |
| Architecture .....                                          | 124 |
| Operation .....                                             | 125 |
| Hardware Overflow .....                                     | 126 |
| Automatic Powerdown .....                                   | 126 |
| Single-Shot Conversion .....                                | 126 |
| Continuous Conversion .....                                 | 127 |
| Interrupts .....                                            | 128 |
| Calibration and Compensation .....                          | 129 |
| ADC Compensation Details .....                              | 130 |
| Input Buffer Stage .....                                    | 133 |
| ADC Control Register Definitions .....                      | 133 |
| ADC Control Register 0 .....                                | 134 |
| ADC Control/Status Register 1 .....                         | 135 |

|                                                                                                    |     |
|----------------------------------------------------------------------------------------------------|-----|
| Table 119. Additional Symbols . . . . .                                                            | 207 |
| Table 120. Arithmetic Instructions . . . . .                                                       | 208 |
| Table 121. Bit Manipulation Instructions . . . . .                                                 | 209 |
| Table 122. Block Transfer Instructions . . . . .                                                   | 209 |
| Table 123. CPU Control Instructions . . . . .                                                      | 209 |
| Table 124. Load Instructions . . . . .                                                             | 210 |
| Table 125. Logical Instructions . . . . .                                                          | 210 |
| Table 126. Program Control Instructions . . . . .                                                  | 211 |
| Table 127. Rotate and Shift Instructions . . . . .                                                 | 211 |
| Table 128. eZ8 CPU Instruction Summary . . . . .                                                   | 212 |
| Table 129. Opcode Map Abbreviations . . . . .                                                      | 223 |
| Table 130. Absolute Maximum Ratings . . . . .                                                      | 226 |
| Table 131. DC Characteristics . . . . .                                                            | 227 |
| Table 132. Power Consumption . . . . .                                                             | 229 |
| Table 133. AC Characteristics . . . . .                                                            | 232 |
| Table 134. Internal Precision Oscillator Electrical Characteristics . . . . .                      | 232 |
| Table 135. Power-On Reset and Voltage Brown-Out Electrical Characteristics<br>and Timing . . . . . | 233 |
| Table 136. Flash Memory Electrical Characteristics and Timing . . . . .                            | 234 |
| Table 137. Watchdog Timer Electrical Characteristics and Timing . . . . .                          | 235 |
| Table 138. Non-Volatile Data Storage . . . . .                                                     | 235 |
| Table 139. Analog-to-Digital Converter Electrical Characteristics and Timing . . . . .             | 236 |
| Table 140. Low Power Operational Amplifier Electrical Characteristics . . . . .                    | 238 |
| Table 141. Comparator Electrical Characteristics . . . . .                                         | 238 |
| Table 142. Temperature Sensor Electrical Characteristics . . . . .                                 | 239 |
| Table 143. GPIO Port Input Timing . . . . .                                                        | 240 |
| Table 144. GPIO Port Output Timing . . . . .                                                       | 241 |
| Table 145. On-Chip Debugger Timing . . . . .                                                       | 242 |
| Table 146. UART Timing With CTS . . . . .                                                          | 243 |
| Table 147. UART Timing Without CTS . . . . .                                                       | 244 |
| Table 148. Z8 Encore! XP F082A Series Ordering Matrix . . . . .                                    | 246 |

Table 15. Port Alternate Function Mapping (Non 8-Pin Parts) (Continued)

| Port                | Pin | Mnemonic                      | Alternate Function Description | Alternate Function Set Register AFS1 |
|---------------------|-----|-------------------------------|--------------------------------|--------------------------------------|
| Port B <sup>3</sup> | PB0 | Reserved                      |                                | AFS1[0]: 0                           |
|                     |     | ANA0/AMPOUT                   | ADC Analog Input/LPO Output    | AFS1[0]: 1                           |
|                     | PB1 | Reserved                      |                                | AFS1[1]: 0                           |
|                     |     | ANA1/AMPINN                   | ADC Analog Input/LPO Input (N) | AFS1[1]: 1                           |
|                     | PB2 | Reserved                      |                                | AFS1[2]: 0                           |
|                     |     | ANA2/AMPINP                   | ADC Analog Input/LPO Input (P) | AFS1[2]: 1                           |
|                     | PB3 | CLKIN                         | External Clock Input           | AFS1[3]: 0                           |
|                     |     | ANA3                          | ADC Analog Input               | AFS1[3]: 1                           |
|                     | PB4 | Reserved                      |                                | AFS1[4]: 0                           |
|                     |     | ANA7                          | ADC Analog Input               | AFS1[4]: 1                           |
|                     | PB5 | Reserved                      |                                | AFS1[5]: 0                           |
|                     |     | V <sub>REF</sub> <sup>4</sup> | ADC Voltage Reference          | AFS1[5]: 1                           |
|                     | PB6 | Reserved                      |                                | AFS1[6]: 0                           |
|                     |     | Reserved                      |                                | AFS1[6]: 1                           |
|                     | PB7 | Reserved                      |                                | AFS1[7]: 0                           |
|                     |     | Reserved                      |                                | AFS1[7]: 1                           |

## Notes:

1. Because there is only a single alternate function for each Port A pin, the Alternate Function Set registers are not implemented for Port A. Enabling alternate function selections automatically enables the associated alternate function. See the [Port A–D Alternate Function Subregisters \(PxAF\)](#) section on page 47 for details.
2. Whether PA0/PA6 takes on the timer input or timer output complement function depends on the timer configuration. See the [Timer Pin Signal Operation](#) section on page 84 for details.
3. Because there are at most two choices of alternate function for any pin of Port B, the Alternate Function Set Register AFS2 is not used to select the function. Alternate function selection must also be enabled. See the [Port A–D Alternate Function Subregisters \(PxAF\)](#) section on page 47 for details.
4. V<sub>REF</sub> is available on PB5 in 28-pin products and on PC2 in 20-pin parts.
5. Because there are at most two choices of alternate function for any pin of Port C, the Alternate Function Set Register AFS2 is not used to select the function. Alternate function selection must also be enabled. See the [Port A–D Alternate Function Subregisters \(PxAF\)](#) section on page 47 for details.
6. Because there is only a single alternate function for the Port PD0 pin, the Alternate Function Set registers are not implemented for Port D. Enabling alternate function selections automatically enables the associated alternate function. See the [Port A–D Alternate Function Subregisters \(PxAF\)](#) section on page 47 for details.

## Interrupt Control Register

The Interrupt Control (IRQCTL) Register, shown in Table 49, contains the master enable bit for all interrupts.

**Table 49. Interrupt Control Register (IRQCTL)**

| Bit     | 7    | 6        | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|------|----------|---|---|---|---|---|---|
| Field   | IRQE | Reserved |   |   |   |   |   |   |
| RESET   | 0    | 0        | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W     | R/W  | R        | R | R | R | R | R | R |
| Address | FCFH |          |   |   |   |   |   |   |

| Bit         | Description                                                                                                                                                                                                                                                                                                                                                                                                      |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| [7]<br>IRQE | <b>Interrupt Request Enable</b><br>This bit is set to 1 by executing an EI (Enable Interrupts) or IRET (Interrupt Return) instruction, or by a direct register write of a 1 to this bit. It is reset to 0 by executing a DI instruction, eZ8 CPU acknowledgement of an interrupt request, Reset or by a direct register write of a 0 to this bit.<br>0 = Interrupts are disabled.<br>1 = Interrupts are enabled. |
| [6:0]       | <b>Reserved</b><br>These bits are reserved and must be programmed to 0000000.                                                                                                                                                                                                                                                                                                                                    |

## Timers

These Z8 Encore! XP F082A Series products contain two 16-bit reloadable timers that can be used for timing, event counting, or generation of pulse-width modulated (PWM) signals. The timers' feature include:

- 16-bit reload counter
- Programmable prescaler with prescale values from 1 to 128
- PWM output generation
- Capture and compare capability
- External input pin for timer input, clock gating, or capture signal. External input pin signal frequency is limited to a maximum of one-fourth the system clock frequency
- Timer output pin
- Timer interrupt

In addition to the timers described in this chapter, the Baud Rate Generator of the UART (if unused) may also provide basic timing functionality. For information about using the Baud Rate Generator as an additional timer, see the Universal Asynchronous Receiver/Transmitter chapter on page 99.

## Architecture

Figure 9 displays the architecture of the timers.

The timer input can be used as a selectable counting source. It shares the same pin as the complementary timer output. When selected by the GPIO Alternate Function registers, this pin functions as a timer input in all modes except for the DUAL PWM OUTPUT mode. For this mode, there is no timer input available.

## Timer Control Register Definitions

This section defines the features of the following Timer Control registers.

Timer 0–1 Control Registers: see page 85

Timer 0–1 High and Low Byte Registers: see page 89

Timer Reload High and Low Byte Registers: see page 91

Timer 0–1 PWM High and Low Byte Registers: see page 92

## Timer 0–1 Control Registers

The Timer Control registers are 8-bit read/write registers that control the operation of their associated counter/timers.

### Time 0–1 Control Register 0

The Timer Control Register 0 (TxCTL0) and Timer Control Register 1 (TxCTL1), shown in Table 50, determine the timer operating mode. These registers each include a programmable PWM deadband delay, two bits to configure timer interrupt definition and a status bit to identify if the most recent timer interrupt is caused by an input capture event.

**Table 50. Timer 0–1 Control Register 0 (TxCTL0)**

| Bit     | 7          | 6        | 5   | 4        | 3    | 2   | 1   | 0      |
|---------|------------|----------|-----|----------|------|-----|-----|--------|
| Field   | TMODEHI    | TICONFIG |     | Reserved | PWMD |     |     | INPCAP |
| RESET   | 0          | 0        | 0   | 0        | 0    | 0   | 0   | 0      |
| R/W     | R/W        | R/W      | R/W | R/W      | R/W  | R/W | R/W | R      |
| Address | F06H, F0EH |          |     |          |      |     |     |        |

| Bit            | Description                                                                                                                                                                                                                                                                                                                            |
|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| [7]<br>TMODEHI | <b>Timer Mode High Bit</b><br>This bit, along with the TMODE field in the TxCTL1 Register, determines the operating mode of the timer. This bit is the most significant bit of the Timer mode selection value. See the description of the <u>Timer 0–1 Control Register 1 (TxCTL1)</u> for details about the full timer mode decoding. |

into the Watchdog Timer Reload registers results in a one-second time-out at room temperature and 3.3V supply voltage. Time-outs other than one second may be obtained by scaling the calibration values up or down as required.

► **Note:** The Watchdog Timer accuracy still degrades as temperature and supply voltage vary. See [Table 137](#) on page 235 for details.

## Watchdog Timer Control Register Definitions

This section defines the features of the following Watchdog Timer Control registers.

[Watchdog Timer Control Register \(WDTCTL\)](#): see page 96

[Watchdog Timer Reload Upper Byte Register \(WDTU\)](#): see page 97

[Watchdog Timer Reload High Byte Register \(WDTH\)](#): see page 97

[Watchdog Timer Reload Low Byte Register \(WDTL\)](#): see page 98

## Watchdog Timer Control Register

The Watchdog Timer Control (WDTCTL) Register is a write-only control register. Writing the 55H, AAH unlock sequence to the WDTCTL Register address unlocks the three Watchdog Timer Reload Byte registers (WDTU, WDTH and WDTL) to allow changes to the time-out period. These write operations to the WDTCTL Register address produce no effect on the bits in the WDTCTL Register. The locking mechanism prevents spurious writes to the reload registers. This register address is shared with the read-only Reset Status Register.

**Table 59. Watchdog Timer Control Register (WDTCTL)**

| Bit                  | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------------|---------|---|---|---|---|---|---|---|
| Field                | WDTUNLK |   |   |   |   |   |   |   |
| RESET                | X       | X | X | X | X | X | X | X |
| R/W                  | W       | W | W | W | W | W | W | W |
| Address              | FF0H    |   |   |   |   |   |   |   |
| Note: X = Undefined. |         |   |   |   |   |   |   |   |

| Bit     | Description                                                                                                                                                 |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| [7:0]   | <b>Watchdog Timer Unlock</b>                                                                                                                                |
| WDTUNLK | The software must write the correct unlocking sequence to this register before it is allowed to modify the contents of the Watchdog Timer reload registers. |

**Table 105. Randomized Lot ID Locations (Continued)**

| <b>Info Page<br/>Address</b> | <b>Memory<br/>Address</b> | <b>Usage</b>                                  |
|------------------------------|---------------------------|-----------------------------------------------|
| 6A                           | FE6A                      | Randomized Lot ID Byte 13.                    |
| 6B                           | FE6B                      | Randomized Lot ID Byte 12.                    |
| 6D                           | FE6D                      | Randomized Lot ID Byte 11.                    |
| 6E                           | FE6E                      | Randomized Lot ID Byte 10.                    |
| 70                           | FE70                      | Randomized Lot ID Byte 9.                     |
| 71                           | FE71                      | Randomized Lot ID Byte 8.                     |
| 73                           | FE73                      | Randomized Lot ID Byte 7.                     |
| 74                           | FE74                      | Randomized Lot ID Byte 6.                     |
| 76                           | FE76                      | Randomized Lot ID Byte 5.                     |
| 77                           | FE77                      | Randomized Lot ID Byte 4.                     |
| 79                           | FE79                      | Randomized Lot ID Byte 3.                     |
| 7A                           | FE7A                      | Randomized Lot ID Byte 2.                     |
| 7C                           | FE7C                      | Randomized Lot ID Byte 1.                     |
| 7D                           | FE7D                      | Randomized Lot ID Byte 0 (least significant). |

- If the PA2/ $\overline{\text{RESET}}$  pin is held Low while a 32-bit key sequence is issued to the PA0/DBG pin, the DBG feature is unlocked. After releasing PA2/ $\overline{\text{RESET}}$ , it is pulled High. At this point, the PA0/DBG pin may be used to autobaud and cause the device to enter DEBUG Mode. See the [OCD Unlock Sequence \(8-Pin Devices Only\)](#) section on page 185.

### Exiting DEBUG Mode

The device exits DEBUG Mode following any of these operations:

- Clearing the DBGMODE bit in the OCD Control Register to 0
- Power-On Reset
- Voltage Brown-Out reset
- Watchdog Timer reset
- Asserting the  $\overline{\text{RESET}}$  pin Low to initiate a Reset
- Driving the DBG pin Low while the device is in STOP Mode initiates a System Reset

### OCD Data Format

The OCD interface uses the asynchronous data format defined for RS-232. Each character transmitted and received by the OCD consists of 1 Start bit, 8 data bits (least-significant bit first) and 1 Stop bit as displayed in Figure 26.




Figure 26. OCD Data Format

► **Note:** When responding to a request for data, the OCD may commence transmitting immediately after receiving the stop bit of an incoming frame. Therefore, when sending the stop bit, the host must not actively drive the DBG pin High for more than 0.5 bit times. Zilog recommends that, if possible, the host drives the DBG pin using an open drain output to avoid this issue.

### OCD Auto-Baud Detector/Generator

To run over a range of baud rates (data bits per second) with various system clock frequencies, the On-Chip Debugger contains an Auto-Baud Detector/Generator. After a reset, the OCD is idle until it receives data. The OCD requires that the first character sent from the

host is the character 80H. The character 80H has eight continuous bits Low (one Start bit plus 7 data bits), framed between High bits. The Auto-Baud Detector measures this period and sets the OCD Baud Rate Generator accordingly.

The Auto-Baud Detector/Generator is clocked by the system clock. The minimum baud rate is the system clock frequency divided by 512. For optimal operation with asynchronous datastreams, the maximum recommended baud rate is the system clock frequency divided by 8. The maximum possible baud rate for asynchronous datastreams is the system clock frequency divided by 4, but this theoretical maximum is possible only for low noise designs with clean signals. Table 108 lists minimum and recommended maximum baud rates for sample crystal frequencies.

**Table 108. OCD Baud-Rate Limits**

| System Clock Frequency (MHz) | Recommended Maximum Baud Rate (Kbps) | Recommended Standard PC Baud Rate (bps) | Minimum Baud Rate (Kbps) |
|------------------------------|--------------------------------------|-----------------------------------------|--------------------------|
| 20.0                         | 2500.0                               | 1,843,200                               | 39                       |
| 1.0                          | 125.0                                | 115,200                                 | 1.95                     |
| 0.032768 (32kHz)             | 4.096                                | 2,400                                   | 0.064                    |

If the OCD receives a Serial Break (nine or more continuous bits Low) the Auto-Baud Detector/Generator resets. Reconfigure the Auto-Baud Detector/Generator by sending 80H.

## OCD Serial Errors

The On-Chip Debugger can detect any of the following error conditions on the DBG pin:

- Serial Break (a minimum of nine continuous bits Low)
- Framing Error (received Stop bit is Low)
- Transmit Collision (OCD and host simultaneous transmission detected by the OCD)

When the OCD detects one of these errors, it aborts any command currently in progress, transmits a four character long Serial Break back to the host and resets the Auto-Baud Detector/Generator. A Framing Error or Transmit Collision may be caused by the host sending a Serial Break to the OCD. Because of the open-drain nature of the interface, returning a Serial Break back to the host only extends the length of the Serial Break if the host releases the Serial Break early.

The host transmits a Serial Break on the DBG pin when first connecting to the Z8 Encore! XP F082A Series devices or when recovering from an error. A Serial Break from the host resets the Auto-Baud Generator/Detector but does not reset the OCD Control Register. A

DBG ← Size[15:8]  
DBG ← Size[7:0]  
DBG ← 1-65536 data bytes

**Read Data Memory (0DH).** The Read Data Memory command reads from Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be read 1 to 65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG Mode, this command returns FFH for the data.

DBG ← 0DH  
DBG ← Data Memory Address[15:8]  
DBG ← Data Memory Address[7:0]  
DBG ← Size[15:8]  
DBG ← Size[7:0]  
DBG → 1-65536 data bytes

**Read Program Memory CRC (0EH).** The Read Program Memory CRC command computes and returns the Cyclic Redundancy Check (CRC) of Program Memory using the 16-bit CRC-CCITT polynomial. If the device is not in DEBUG Mode, this command returns FFFFH for the CRC value. Unlike most other OCD Read commands, there is a delay from issuing of the command until the OCD returns the data. The OCD reads the Program Memory, calculates the CRC value and returns the result. The delay is a function of the Program Memory size and is approximately equal to the system clock period multiplied by the number of bytes in the Program Memory.

DBG ← 0EH  
DBG → CRC[15:8]  
DBG → CRC[7:0]

**Step Instruction (10H).** The Step Instruction command steps one assembly instruction at the current Program Counter (PC) location. If the device is not in DEBUG Mode or the Flash Read Protect Option bit is enabled, the OCD ignores this command.

DBG ← 10H

**Stuff Instruction (11H).** The Stuff Instruction command steps one assembly instruction and allows specification of the first byte of the instruction. The remaining 0-4 bytes of the instruction are read from Program Memory. This command is useful for stepping over instructions where the first byte of the instruction has been overwritten by a Breakpoint. If the device is not in DEBUG Mode or the Flash Read Protect Option bit is enabled, the OCD ignores this command.

DBG ← 11H  
DBG ← opcode[7:0]

**Execute Instruction (12H).** The Execute Instruction command allows sending an entire instruction to be executed to the eZ8 CPU. This command can also step over Breakpoints. The number of bytes to send for the instruction depends on the opcode. If the device is not

**Table 114. Recommended Crystal Oscillator Specifications**

| Parameter                   | Value       | Units | Comments |
|-----------------------------|-------------|-------|----------|
| Frequency                   | 20          | MHz   |          |
| Resonance                   | Parallel    |       |          |
| Mode                        | Fundamental |       |          |
| Series Resistance ( $R_S$ ) | 60          | W     | Maximum  |
| Load Capacitance ( $C_L$ )  | 30          | pF    | Maximum  |
| Shunt Capacitance ( $C_0$ ) | 7           | pF    | Maximum  |
| Drive Level                 | 1           | mW    | Maximum  |

**Table 115. Transconductance Values for Low, Medium and High Gain Operating Modes**

| Mode         | Crystal Frequency Range | Function                            | Transconductance (mA/V)<br>(Use this range for calculations) |      |      |
|--------------|-------------------------|-------------------------------------|--------------------------------------------------------------|------|------|
| Low Gain*    | 32kHz–1MHz              | Low Power/Frequency Applications    | 0.02                                                         | 0.04 | 0.09 |
| Medium Gain* | 0.5MHz–10MHz            | Medium Power/Frequency Applications | 0.84                                                         | 1.7  | 3.1  |
| High Gain*   | 8MHz–20MHz              | High Power/Frequency Applications   | 1.1                                                          | 2.3  | 4.2  |

Note: \*Printed circuit board layouts must not add more than 4pF of stray capacitance to either the  $X_{IN}$  or  $X_{OUT}$  pins. if no oscillation occurs, reduce the values of the capacitors C1 and C2 to decrease the loading.

Table 128. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation                 | Address Mode |     | Opcode(s)<br>(Hex) | Flags |   |   |   |   |   | Fetch<br>Cycle<br>s | Instr.<br>Cycle<br>s |
|-------------------|------------------------------------|--------------|-----|--------------------|-------|---|---|---|---|---|---------------------|----------------------|
|                   |                                    | dst          | src |                    | C     | Z | S | V | D | H |                     |                      |
| CALL dst          | SP ← SP -2<br>@SP ← PC<br>PC ← dst | IRR          |     | D4                 | –     | – | – | – | – | – | 2                   | 6                    |
|                   |                                    | DA           |     | D6                 |       |   |   |   |   |   | 3                   | 3                    |
| CCF               | C ← ~C                             |              |     | EF                 | *     | – | – | – | – | – | 1                   | 2                    |
| CLR dst           | dst ← 00H                          | R            |     | B0                 | –     | – | – | – | – | – | 2                   | 2                    |
|                   |                                    | IR           |     | B1                 |       |   |   |   |   |   | 2                   | 3                    |
| COM dst           | dst ← ~dst                         | R            |     | 60                 | –     | * | * | 0 | – | – | 2                   | 2                    |
|                   |                                    | IR           |     | 61                 |       |   |   |   |   |   | 2                   | 3                    |
| CP dst, src       | dst - src                          | r            | r   | A2                 | *     | * | * | * | – | – | 2                   | 3                    |
|                   |                                    | r            | lr  | A3                 |       |   |   |   |   |   | 2                   | 4                    |
|                   |                                    | R            | R   | A4                 |       |   |   |   |   |   | 3                   | 3                    |
|                   |                                    | R            | IR  | A5                 |       |   |   |   |   |   | 3                   | 4                    |
|                   |                                    | R            | IM  | A6                 |       |   |   |   |   |   | 3                   | 3                    |
|                   |                                    | IR           | IM  | A7                 |       |   |   |   |   |   | 3                   | 4                    |
| CPC dst, src      | dst - src - C                      | r            | r   | 1F A2              | *     | * | * | * | – | – | 3                   | 3                    |
|                   |                                    | r            | lr  | 1F A3              |       |   |   |   |   |   | 3                   | 4                    |
|                   |                                    | R            | R   | 1F A4              |       |   |   |   |   |   | 4                   | 3                    |
|                   |                                    | R            | IR  | 1F A5              |       |   |   |   |   |   | 4                   | 4                    |
|                   |                                    | R            | IM  | 1F A6              |       |   |   |   |   |   | 4                   | 3                    |
|                   |                                    | IR           | IM  | 1F A7              |       |   |   |   |   |   | 4                   | 4                    |
| CPCX dst, src     | dst - src - C                      | ER           | ER  | 1F A8              | *     | * | * | * | – | – | 5                   | 3                    |
|                   |                                    | ER           | IM  | 1F A9              |       |   |   |   |   |   | 5                   | 3                    |
| CPX dst, src      | dst - src                          | ER           | ER  | A8                 | *     | * | * | * | – | – | 4                   | 3                    |
|                   |                                    | ER           | IM  | A9                 |       |   |   |   |   |   | 4                   | 3                    |

Note: Flags Notation:

\* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Table 128. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation                                                     | Address Mode |      | Opcode(s)<br>(Hex) | Flags |   |   |   |   |   | Fetch<br>Cycle<br>s | Instr.<br>Cycle<br>s |
|-------------------|------------------------------------------------------------------------|--------------|------|--------------------|-------|---|---|---|---|---|---------------------|----------------------|
|                   |                                                                        | dst          | src  |                    | C     | Z | S | V | D | H |                     |                      |
| JR dst            | $PC \leftarrow PC + X$                                                 | DA           |      | 8B                 | –     | – | – | – | – | – | 2                   | 2                    |
| JR cc, dst        | if cc is true<br>$PC \leftarrow PC + X$                                | DA           |      | 0B-FB              | –     | – | – | – | – | – | 2                   | 2                    |
| LD dst, rc        | $dst \leftarrow src$                                                   | r            | IM   | 0C-FC              | –     | – | – | – | – | – | 2                   | 2                    |
|                   |                                                                        | r            | X(r) | C7                 |       |   |   |   |   |   | 3                   | 3                    |
|                   |                                                                        | X(r)         | r    | D7                 |       |   |   |   |   |   | 3                   | 4                    |
|                   |                                                                        | r            | lr   | E3                 |       |   |   |   |   |   | 2                   | 3                    |
|                   |                                                                        | R            | R    | E4                 |       |   |   |   |   |   | 3                   | 2                    |
|                   |                                                                        | R            | IR   | E5                 |       |   |   |   |   |   | 3                   | 4                    |
|                   |                                                                        | R            | IM   | E6                 |       |   |   |   |   |   | 3                   | 2                    |
|                   |                                                                        | IR           | IM   | E7                 |       |   |   |   |   |   | 3                   | 3                    |
|                   |                                                                        | lr           | r    | F3                 |       |   |   |   |   |   | 2                   | 3                    |
|                   |                                                                        | IR           | R    | F5                 |       |   |   |   |   |   | 3                   | 3                    |
| LDC dst, src      | $dst \leftarrow src$                                                   | r            | lrr  | C2                 | –     | – | – | – | – | – | 2                   | 5                    |
|                   |                                                                        | lr           | lrr  | C5                 |       |   |   |   |   |   | 2                   | 9                    |
|                   |                                                                        | lrr          | r    | D2                 |       |   |   |   |   |   | 2                   | 5                    |
| LDCI dst, src     | $dst \leftarrow src$<br>$r \leftarrow r + 1$<br>$rr \leftarrow rr + 1$ | lr           | lrr  | C3                 | –     | – | – | – | – | – | 2                   | 9                    |
|                   |                                                                        | lrr          | lr   | D3                 |       |   |   |   |   |   | 2                   | 9                    |
| LDE dst, src      | $dst \leftarrow src$                                                   | r            | lrr  | 82                 | –     | – | – | – | – | – | 2                   | 5                    |
|                   |                                                                        | lrr          | r    | 92                 |       |   |   |   |   |   | 2                   | 5                    |
| LDEI dst, src     | $dst \leftarrow src$<br>$r \leftarrow r + 1$<br>$rr \leftarrow rr + 1$ | lr           | lrr  | 83                 | –     | – | – | – | – | – | 2                   | 9                    |
|                   |                                                                        | lrr          | lr   | 93                 |       |   |   |   |   |   | 2                   | 9                    |
| LDWX dst, src     | $dst \leftarrow src$                                                   | ER           | ER   | 1FE8               | –     | – | – | – | – | – | 5                   | 4                    |

Note: Flags Notation:

\* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

## On-Chip Peripheral AC and DC Electrical Characteristics

Table 135 tabulates the electrical characteristics of the POR and VBO blocks.

**Table 135. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing**

| Symbol           | Parameter                                                        | $T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ |                      |         | Units         | Conditions                                                                                       |
|------------------|------------------------------------------------------------------|------------------------------------------------------|----------------------|---------|---------------|--------------------------------------------------------------------------------------------------|
|                  |                                                                  | Minimum                                              | Typical <sup>1</sup> | Maximum |               |                                                                                                  |
| $V_{\text{POR}}$ | Power-On Reset Voltage Threshold                                 | 2.20                                                 | 2.45                 | 2.70    | V             | $V_{\text{DD}} = V_{\text{POR}}$                                                                 |
| $V_{\text{VBO}}$ | Voltage Brown-Out Reset Voltage Threshold                        | 2.15                                                 | 2.40                 | 2.65    | V             | $V_{\text{DD}} = V_{\text{VBO}}$                                                                 |
|                  | $V_{\text{POR}}$ to $V_{\text{VBO}}$ hysteresis                  |                                                      | 50                   | 75      | mV            |                                                                                                  |
|                  | Starting $V_{\text{DD}}$ voltage to ensure valid Power-On Reset. | –                                                    | $V_{\text{SS}}$      | –       | V             |                                                                                                  |
| $T_{\text{ANA}}$ | Power-On Reset Analog Delay                                      | –                                                    | 70                   | –       | $\mu\text{s}$ | $V_{\text{DD}} > V_{\text{POR}}$ ; $T_{\text{POR}}$ Digital Reset delay follows $T_{\text{ANA}}$ |
| $T_{\text{POR}}$ | Power-On Reset Digital Delay                                     |                                                      | 16                   |         | $\mu\text{s}$ | 66 Internal Precision Oscillator cycles + IPO startup time ( $T_{\text{IPOST}}$ )                |
| $T_{\text{POR}}$ | Power-On Reset Digital Delay                                     |                                                      | 1                    |         | ms            | 5000 Internal Precision Oscillator cycles                                                        |
| $T_{\text{SMR}}$ | Stop Mode Recovery with crystal oscillator disabled              |                                                      | 16                   |         | $\mu\text{s}$ | 66 Internal Precision Oscillator cycles                                                          |
| $T_{\text{SMR}}$ | Stop Mode Recovery with crystal oscillator enabled               |                                                      | 1                    |         | ms            | 5000 Internal Precision Oscillator cycles                                                        |
| $T_{\text{VBO}}$ | Voltage Brown-Out Pulse Rejection Period                         | –                                                    | 10                   | –       | $\mu\text{s}$ | Period of time in which $V_{\text{DD}} < V_{\text{VBO}}$ without generating a Reset.             |

Note: Data in the typical column is from characterization at 3.3V and 30°C. These values are provided for design guidance only and are not tested in production.

Table 139. Analog-to-Digital Converter Electrical Characteristics and Timing (Continued)

| $V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}$<br>$T_A = 0^\circ\text{C to } +70^\circ\text{C}$<br>(unless otherwise stated) |                                      |         |         |              |                      |                                                                                                                                                                                                               |
|--------------------------------------------------------------------------------------------------------------------------|--------------------------------------|---------|---------|--------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Symbol                                                                                                                   | Parameter                            | Minimum | Typical | Maximum      | Units                | Conditions                                                                                                                                                                                                    |
|                                                                                                                          | Continuous Conversion Time           | –       | 256     | –            | Sys-tem clock cycles | All measurements but temperature sensor                                                                                                                                                                       |
|                                                                                                                          |                                      |         | 512     |              |                      | measurement                                                                                                                                                                                                   |
|                                                                                                                          | Signal Input Bandwidth               | –       | 10      |              | kHz                  | As defined by -3 dB point                                                                                                                                                                                     |
| $R_S$                                                                                                                    | Analog Source Impedance <sup>4</sup> | –       | –       | 10           | k $\Omega$           | In unbuffered mode                                                                                                                                                                                            |
|                                                                                                                          |                                      |         |         | 500          | k $\Omega$           | In buffered modes                                                                                                                                                                                             |
| $Z_{in}$                                                                                                                 | Input Impedance                      | –       | 150     |              | k $\Omega$           | In unbuffered mode at 20MHz <sup>5</sup>                                                                                                                                                                      |
|                                                                                                                          |                                      | 10      | –       |              | M $\Omega$           | In buffered modes                                                                                                                                                                                             |
| $V_{in}$                                                                                                                 | Input Voltage Range                  | 0       |         | $V_{DD}$     | V                    | Unbuffered Mode                                                                                                                                                                                               |
|                                                                                                                          |                                      | 0.3     |         | $V_{DD}-1.1$ | V                    | Buffered Modes<br>These values define the range over which the ADC performs within spec; exceeding these values does not cause damage or instability; see DC Characteristics for absolute pin voltage limits. |

Notes:

1. Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.
2. Devices are factory calibrated at  $V_{DD} = 3.3\text{V}$  and  $T_A = +30^\circ\text{C}$ , so the ADC is maximally accurate under these conditions.
3. LSBs are defined assuming 10-bit resolution.
4. This is the maximum recommended resistance seen by the ADC input pin.
5. The input impedance is inversely proportional to the system clock frequency.

**Table 140. Low Power Operational Amplifier Electrical Characteristics**

|             |                                          | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$<br>$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ |         |            |                 |                                 |
|-------------|------------------------------------------|----------------------------------------------------------------------------------------------------|---------|------------|-----------------|---------------------------------|
| Symbol      | Parameter                                | Minimum                                                                                            | Typical | Maximum    | Units           | Conditions                      |
| $A_v$       | Open loop voltage gain                   |                                                                                                    | 80      |            | dB              |                                 |
| GBW         | Gain/Bandwidth product                   |                                                                                                    | 500     |            | kHz             |                                 |
| PM          | Phase Margin                             |                                                                                                    | 50      |            | deg             | Assuming 13pF load capacitance. |
| $V_{OSLPO}$ | Input Offset Voltage                     |                                                                                                    | $\pm 1$ | $\pm 4$    | mV              |                                 |
| $V_{OSLPO}$ | Input Offset Voltage (Temperature Drift) |                                                                                                    | 1       | 10         | $\mu\text{V/C}$ |                                 |
| $V_{IN}$    | Input Voltage Range                      | 0.3                                                                                                |         | $V_{DD}-1$ | V               |                                 |
| $V_{OUT}$   | Output Voltage Range                     | 0.3                                                                                                |         | $V_{DD}-1$ | V               | $I_{OUT} = 45\mu\text{A}$ .     |

**Table 141. Comparator Electrical Characteristics**

|            |                                         | $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$<br>$T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}$ |         |            |       |                         |
|------------|-----------------------------------------|----------------------------------------------------------------------------------------------------|---------|------------|-------|-------------------------|
| Symbol     | Parameter                               | Minimum                                                                                            | Typical | Maximum    | Units | Conditions              |
| $V_{OS}$   | Input DC Offset                         |                                                                                                    | 5       |            | mV    |                         |
| $V_{CREF}$ | Programmable Internal Reference Voltage |                                                                                                    | $\pm 5$ |            | %     | 20- and 28-pin devices. |
|            |                                         |                                                                                                    | $\pm 3$ |            | %     | 8-pin devices.          |
| $T_{PROP}$ | Propagation Delay                       |                                                                                                    | 200     |            | ns    |                         |
| $V_{HYS}$  | Input Hysteresis                        |                                                                                                    | 4       |            | mV    |                         |
| $V_{IN}$   | Input Voltage Range                     | $V_{SS}$                                                                                           |         | $V_{DD}-1$ | V     |                         |

## On-Chip Debugger Timing

Figure 36 and Table 145 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4 ns maximum rise and fall time.




Figure 36. On-Chip Debugger Timing

Table 145. On-Chip Debugger Timing

| Parameter      | Abbreviation                                 | Delay (ns) |         |
|----------------|----------------------------------------------|------------|---------|
|                |                                              | Minimum    | Maximum |
| DBG            |                                              |            |         |
| T <sub>1</sub> | X <sub>IN</sub> Rise to DBG Valid Delay      | –          | 15      |
| T <sub>2</sub> | X <sub>IN</sub> Rise to DBG Output Hold Time | 2          | –       |
| T <sub>3</sub> | DBG to XIN Rise Input Setup Time             | 5          | –       |
| T <sub>4</sub> | DBG to XIN Rise Input Hold Time              | 5          | –       |

Table 148. Z8 Encore! XP F082A Series Ordering Matrix

| Part Number                                      | Flash | RAM | NVDS | I/O Lines | Interrupts | 16-Bit Timers w/PWM | 10-Bit A/D Channels | UART with IrDA | Comparator | Temperature Sensor | Description         |
|--------------------------------------------------|-------|-----|------|-----------|------------|---------------------|---------------------|----------------|------------|--------------------|---------------------|
| <b>Z8 Encore! XP F082A Series with 8KB Flash</b> |       |     |      |           |            |                     |                     |                |            |                    |                     |
| <b>Standard Temperature: 0°C to 70°C</b>         |       |     |      |           |            |                     |                     |                |            |                    |                     |
| Z8F081APB020SG                                   | 8KB   | 1KB | 0    | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 8-pin package  |
| Z8F081AQB020SG                                   | 8KB   | 1KB | 0    | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | QFN 8-pin package   |
| Z8F081ASB020SG                                   | 8KB   | 1KB | 0    | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 8-pin package  |
| Z8F081ASH020SG                                   | 8KB   | 1KB | 0    | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 20-pin package |
| Z8F081AHH020SG                                   | 8KB   | 1KB | 0    | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 20-pin package |
| Z8F081APH020SG                                   | 8KB   | 1KB | 0    | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 20-pin package |
| Z8F081ASJ020SG                                   | 8KB   | 1KB | 0    | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 28-pin package |
| Z8F081AHJ020SG                                   | 8KB   | 1KB | 0    | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 28-pin package |
| Z8F081APJ020SG                                   | 8KB   | 1KB | 0    | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 28-pin package |
| <b>Extended Temperature: -40°C to 105°C</b>      |       |     |      |           |            |                     |                     |                |            |                    |                     |
| Z8F081APB020EG                                   | 8KB   | 1KB | 0    | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 8-pin package  |
| Z8F081AQB020EG                                   | 8KB   | 1KB | 0    | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | QFN 8-pin package   |
| Z8F081ASB020EG                                   | 8KB   | 1KB | 0    | 6         | 13         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 8-pin package  |
| Z8F081ASH020EG                                   | 8KB   | 1KB | 0    | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 20-pin package |
| Z8F081AHH020EG                                   | 8KB   | 1KB | 0    | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 20-pin package |
| Z8F081APH020EG                                   | 8KB   | 1KB | 0    | 17        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 20-pin package |
| Z8F081ASJ020EG                                   | 8KB   | 1KB | 0    | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SOIC 28-pin package |
| Z8F081AHJ020EG                                   | 8KB   | 1KB | 0    | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | SSOP 28-pin package |
| Z8F081APJ020EG                                   | 8KB   | 1KB | 0    | 25        | 19         | 2                   | 0                   | 1              | 1          | 0                  | PDIP 28-pin package |

LEA 210  
load 210  
load constant 209  
load constant to/from program memory 210  
load constant with auto-increment addresses 210  
load effective address 210  
load external data 210  
load external data to/from data memory and auto-increment addresses 209  
load external to/from data memory and auto-increment addresses 210  
load using extended addressing 210  
logical AND 210  
logical AND/extended addressing 210  
logical exclusive OR 210  
logical exclusive OR/extended addressing 210  
logical instructions 210  
logical OR 210  
logical OR/extended addressing 210  
low power modes 32

## M

master interrupt enable 57  
memory  
    data 17  
    program 15  
mode  
    CAPTURE 87, 88  
    CAPTURE/COMPARE 88  
    CONTINUOUS 87  
    COUNTER 87  
    GATED 88  
    ONE-SHOT 87  
    PWM 87, 88  
modes 87  
MULT 208  
multiply 208  
multiprocessor mode, UART 105

## N

NOP (no operation) 209  
notation

b 206  
cc 206  
DA 206  
ER 206  
IM 206  
IR 206  
Ir 206  
IRR 206  
Irr 206  
p 206  
R 206  
r 206  
RA 206  
RR 206  
rr 206  
vector 207  
X 207  
notational shorthand 206

## O

### OCD

architecture 180  
auto-baud detector/generator 183  
baud rate limits 184  
block diagram 180  
breakpoints 185  
commands 186  
control register 191  
data format 183  
DBG pin to RS-232 Interface 181  
debug mode 182  
debugger break 211  
interface 181  
serial errors 184  
status register 192  
timing 242

### OCD commands

execute instruction (12H) 190  
read data memory (0DH) 190  
read OCD control register (05H) 188  
read OCD revision (00H) 187  
read OCD status register (02H) 187  
read program counter (07H) 188