

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, WDT
Number of I/O	6
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VDFN Exposed Pad
Supplier Device Package	8-QFN (5x6)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f081aqb020eg

LED Drive Level Low Register	. 54
GPIO Mode Interrupt Controller	. 55
Interrupt Vector Listing	. 55
Architecture	. 57
Operation	. 57
Master Interrupt Enable	. 57
Interrupt Vectors and Priority	. 58
Interrupt Assertion	. 58
Software Interrupt Assertion	. 59
Watchdog Timer Interrupt Assertion	. 59
Interrupt Control Register Definitions	
Interrupt Request 0 Register	60
Interrupt Request 1 Register	61
Interrupt Request 2 Register	
IRQ0 Enable High and Low Bit Registers	. 62
IRQ1 Enable High and Low Bit Registers	
IRQ2 Enable High and Low Bit Registers	
Interrupt Edge Select Register	
Shared Interrupt Select Register	
Interrupt Control Register	69
Timers	. 70
Architecture	. 70
Operation	. 71
Timer Operating Modes	. 71
Reading the Timer Count Values	. 84
Timer Pin Signal Operation	. 84
Timer Control Register Definitions	85
Timer 0–1 Control Registers	85
Timer 0–1 High and Low Byte Registers	. 89
Timer Reload High and Low Byte Registers	
Timer 0–1 PWM High and Low Byte Registers	. 92
Watchdog Timer	93
Operation	
Watchdog Timer Refresh	
Watchdog Timer Time-Out Response	
Watchdog Timer Reload Unlock Sequence	
Watchdog Timer Calibration	
Watchdog Timer Control Register Definitions	
Watchdog Timer Control Register	
Watchdog Timer Reload Upper, High and Low Byte Registers	

List of Figures

Figure 1.	Z8 Encore! XP F082A Series Block Diagram
Figure 2.	Z8F08xA, Z8F04xA, Z8F02xA and Z8F01xA in 8-Pin SOIC, QFN/MLF-S, or PDIP Package
Figure 3.	Z8F08xA, Z8F04xA, Z8F02xA and Z8F01xA in 20-Pin SOIC, SSOP or PDIP Package
Figure 4.	Z8F08xA, Z8F04xA, Z8F02xA and Z8F01xA in 28-Pin SOIC, SSOP or PDIP Package
Figure 5.	Power-On Reset Operation
Figure 6.	Voltage Brown-Out Reset Operation
Figure 7.	GPIO Port Pin Block Diagram
Figure 8.	Interrupt Controller Block Diagram
Figure 9.	Timer Block Diagram
Figure 10.	UART Block Diagram
Figure 11.	UART Asynchronous Data Format without Parity
Figure 12.	UART Asynchronous Data Format with Parity
Figure 13.	UART Asynchronous MULTIPROCESSOR Mode Data Format 10.
Figure 14.	UART Driver Enable Signal Timing (shown with 1 Stop Bit and Parity) 10
Figure 15.	UART Receiver Interrupt Service Routine Flow
Figure 16.	Infrared Data Communication System Block Diagram
Figure 17.	Infrared Data Transmission
Figure 18.	IrDA Data Reception
Figure 19.	Analog-to-Digital Converter Block Diagram
Figure 20.	Comparator Block Diagram
Figure 21.	Flash Memory Arrangement
Figure 22.	Flash Controller Operation Flow Chart
Figure 23.	On-Chip Debugger Block Diagram
Figure 24.	Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface;

Z8 Encore! XP[®] F082A Series Product Specification

7

warning signal. The \overline{RESET} pin is bidirectional, that is, it functions as reset source and as a reset indicator.

Table 4. Pin Characteristics (8-Pin Devices)

Symbol Mnemonic	Direction	Reset Direction	Active Low or Active High	Tristate Output	Internal Pull-up or Pull-down	Schmitt- Trigger Input	Open Drain Output	5V Tolerance
PA0/DBG	I/O	I (but can change during reset if key sequence detected)	N/A	Yes	Programma- ble Pull-up	Yes	Yes, Programma- ble	Yes, unless pull-ups enabled
PA1	I/O	ı	N/A	Yes	Programma- ble Pull-up	Yes	Yes, Programma- ble	Yes, unless pull-ups enabled
RESET/ PA2	I/O	I/O (defaults to RESET)	Low (in Reset mode)	Yes	Programma- ble for PA2; always on for RESET	Yes	Programma- ble for PA2; always on for RESET	Yes, unless pull-ups enabled
PA[5:3]	I/O	I	N/A	Yes	Programma- ble Pull-up	Yes	Yes, Programma- ble	Yes, unless pull-ups enabled
V _{DD}	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
V _{SS}	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

Table 5. Z8 Encore! XP F082A Series Program Memory Maps (Continued)

Program Memory Address (Hex)	Function					
0002-0003	Reset Vector					
0004–0005	WDT Interrupt Vector					
0006–0007	Illegal Instruction Trap					
0008–0037	Interrupt Vectors*					
0038-0039	Reserved					
003A-003D	Oscillator Fail Trap Vectors					
003E-03FF	Program Memory					
Note: *See Table 32 on page 56 for a list of the interrupt vectors.						

Data Memory

The Z8 Encore! XP F082A Series does not use the eZ8 CPU's 64 KB Data Memory address space.

Flash Information Area

Table 6 describes the Z8 Encore! XP F082A Series Flash Information Area. This 128B Information Area is accessed by setting bit 7 of the Flash Page Select Register to 1. When access is enabled, the Flash Information Area is mapped into the Program Memory and overlays the 128 bytes at addresses FE00H to FF7FH. When the Information Area access is enabled, all reads from these Program Memory addresses return the Information Area data rather than the Program Memory data. Access to the Flash Information Area is read-only.

Table 6. Z8 Encore! XP F082A Series Flash Memory Information Area Map

Program Memory Address (Hex)	Function
FE00-FE3F	Zilog Option Bits/Calibration Data
FE40-FE53	Part Number 20-character ASCII alphanumeric code Left-justified and filled with FFH
FE54-FE5F	Reserved
FE60-FE7F	Zilog Calibration Data
FE80-FFFF	Reserved

it is appropriate to have the Timer Output make a state change at a One-Shot time-out (rather than a single cycle pulse), first set the TPOL bit in the Timer Control Register to the start value before enabling ONE-SHOT Mode. After starting the timer, set TPOL to the opposite bit value.

Observe the following steps for configuring a timer for ONE-SHOT Mode and initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for ONE-SHOT Mode.
 - Set the prescale value.
 - Set the initial output level (High or Low) if using the Timer Output alternate function.
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 6. Write to the Timer Control Register to enable the timer and initiate counting.

In ONE-SHOT Mode, the system clock always provides the timer input. The timer period is computed via the following equation:

ONE-SHOT Mode Time-Out Period (s) = $\frac{\text{Reload Value} - \text{Start Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$

CONTINUOUS Mode

In CONTINUOUS Mode, the timer counts up to the 16-bit reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer Reload.

Observe the following steps for configuring a timer for CONTINUOUS Mode and initiating the count:

- 1. Write to the Timer Control Register to:
 - Disable the timer
 - Configure the timer for CONTINUOUS Mode

Table 52. Timer 0-1 High Byte Register (TxH)

Bit	7	6	5	4	3	2	1	0		
Field	TH									
RESET	0	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address		F00H, F08H								

Table 53. Timer 0-1 Low Byte Register (TxL)

Bit	7	6	5	4	3	2	1	0	
Field	TL								
RESET	0	0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	F01H, F09H								

Bit	Description
[7:0]	Timer High and Low Bytes
TH, TL	These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value.




Figure 11. UART Asynchronous Data Format without Parity




Figure 12. UART Asynchronous Data Format with Parity

Transmitting Data using the Polled Method

Observe the following steps to transmit data using the polled method of operation:

- 1. Write to the UART Baud Rate High and Low Byte registers to set the required baud rate.
- 2. Enable the UART pin functions by configuring the associated GPIO port pins for alternate function operation.
- 3. Write to the UART Control 1 Register, if MULTIPROCESSOR Mode is appropriate, to enable MULTIPROCESSOR (9-bit) Mode functions.
- 4. Set the Multiprocessor Mode Select (MPEN) bit to enable MULTIPROCESSOR Mode.
- 5. Write to the UART Control 0 Register to:
 - Set the transmit enable bit (TEN) to enable the UART for data transmission
 - Set the parity enable bit (PEN), if parity is appropriate and MULTIPROCESSOR Mode is not enabled and select either even or odd parity (PSEL)

In MULTIPROCESSOR (9-bit) Mode, the Parity (9th) bit location becomes the multiprocessor control bit. The UART Control 1 and Status 1 registers provide MULTIPROCESSOR (9-bit) Mode control and status information. If an automatic address matching scheme is enabled, the UART Address Compare Register holds the network address of the device.

MULTIPROCESSOR (9-bit) Mode Receive Interrupts

When MULTIPROCESSOR Mode is enabled, the UART only processes frames addressed to it. The determination of whether a frame of data is addressed to the UART can be made in hardware, software or some combination of the two, depending on the multiprocessor configuration bits. In general, the address compare feature reduces the load on the CPU, because it does not require access to the UART when it receives data directed to other devices on the multi-node network. The following three MULTIPROCESSOR Modes are available in hardware:

- Interrupt on all address bytes
- Interrupt on matched address bytes and correctly framed data bytes
- Interrupt only on correctly framed data bytes

These modes are selected with MPMD[1:0] in the UART Control 1 Register. For all multiprocessor modes, bit MPEN of the UART Control 1 Register must be set to 1.

The first scheme is enabled by writing 01b to MPMD[1:0]. In this mode, all incoming address bytes cause an interrupt, while data bytes never cause an interrupt. The interrupt service routine must manually check the address byte that caused triggered the interrupt. If it matches the UART address, the software clears MPMD[0]. Each new incoming byte interrupts the CPU. The software is responsible for determining the end of the frame. It checks for the end-of-frame by reading the MPRX bit of the UART Status 1 Register for each incoming byte. If MPRX=1, a new frame has begun. If the address of this new frame is different from the UART's address, MPMD[0] must be set to 1 causing the UART interrupts to go inactive until the next address byte. If the new frame's address matches the UART's, the data in the new frame is processed as well.

The second scheme requires the following: set MPMD[1:0] to 10B and write the UART's address into the UART Address Compare Register. This mode introduces additional hardware control, interrupting only on frames that match the UART's address. When an incoming address byte does not match the UART's address, it is ignored. All successive data bytes in this frame are also ignored. When a matching address byte occurs, an interrupt is issued and further interrupts now occur on each successive data byte. When the first data byte in the frame is read, the NEWFRM bit of the UART Status 1 Register is asserted. All successive data bytes have NEWFRM=0. When the next address byte occurs, the hardware compares it to the UART's address. If there is a match, the interrupts continues and the NEWFRM bit is set for the first byte of the new frame. If there is no match, the UART ignores all incoming bytes until the next address match.

Flash Sector Protect Register

The Flash Sector Protect (FPROT) Register is shared with the Flash Page Select Register. When the Flash Control Register is written with 5EH, the next write to this address targets the Flash Sector Protect Register. In all other cases, it targets the Flash Page Select Register.

This register selects one of the 8 available Flash memory sectors to be protected. The reset state of each Sector Protect bit is an unprotected state. After a sector is protected by setting its corresponding register bit, it cannot be unprotected (the register bit cannot be cleared) without powering down the device.

Table 83. Flash Sector Protect Register (FPROT)

Bit	7	6	5	4	3	2	1	0
Field	SPROT7	SPROT6	SPROT5	SPROT4	SPROT3	SPROT2	SPROT1	SPROT0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FF9H							

Bit Description

[7:0] Sector Protection

SPROT*n* Each bit corresponds to a 1024-byte Flash sector on devices in the 8K range, while the remaining devices correspond to a 512-byte Flash sector. To determine the appropriate Flash memory sector address range and sector number for your Z8F082A Series product, please refer to <u>Table 78</u> on page 146 and to Figure 21, which follows the table.

- For Z8F08xA and Z8F04xA devices, all bits are used.
- For Z8F02xA devices, the upper 4 bits are unused.
- For Z8F01xA devices, the upper 6 bits are unused.

Flash Frequency High and Low Byte Registers

The Flash Frequency High (FFREQH) and Low Byte (FFREQL) registers combine to form a 16-bit value, FFREQ, to control timing for Flash program and erase operations. The 16-bit binary Flash Frequency value must contain the system clock frequency (in kHz) and is calculated using the following equation:

$$FFREQ[15:0] = \{FFREQH[7:0], FFREQL[7:0]\} = \frac{System Clock Frequency}{1000}$$

Temperature Sensor Calibration Data

Table 98. Temperature Sensor Calibration High Byte at 003A (TSCALH)

Bit	7	6	5	4	3	2	1	0	
Field	TSCALH								
RESET	U	U	U	U	U	U	U	U	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	Information Page Memory 003A								
Note: U = Unchanged by Reset. R/W = Read/Write.									

Bit Description

[7:0] Temperature Sensor Calibration High Byte
TSCALH The TSCALH and TSCALL bytes combine to form the 12-bit temperature sensor offset calibration value. For more details, see Temperature Sensor Operation on page 139.

Table 99. Temperature Sensor Calibration Low Byte at 003B (TSCALL)

Bit	7	6	5	4	3	2	1	0		
Field	TSCALL									
RESET	U	U	U	U	U	U	U	U		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	Information Page Memory 003B									
Note: U = Unchanged by Reset. R/W = Read/Write.										

Bit	Description
[7:0]	Temperature Sensor Calibration Low Byte
TSCALL	The TSCALH and TSCALL bytes combine to form the 12-bit temperature sensor offset calibra-
	tion value. For usage details, see the <u>Temperature Sensor Operation</u> section on page 144.

When selecting a new clock source, the system clock oscillator failure detection circuitry and the Watchdog Timer oscillator failure circuitry must be disabled. If SOFEN and WOFEN are not disabled prior to a clock switch-over, it is possible to generate an interrupt for a failure of either oscillator. The Failure detection circuitry can be enabled anytime after a successful write of OSCSEL in the OSCCTL Register.

The internal precision oscillator is enabled by default. If the user code changes to a different oscillator, it may be appropriate to disable the IPO for power savings. Disabling the IPO does not occur automatically.

Clock Failure Detection and Recovery

Should an oscillator or timer fail, there are methods of recovery, as this section describes.

System Clock Oscillator Failure

The Z8F04xA family devices can generate nonmaskable interrupt-like events when the primary oscillator fails. To maintain system function in this situation, the clock failure recovery circuitry automatically forces the Watchdog Timer oscillator to drive the system clock. The Watchdog Timer oscillator must be enabled to allow the recovery. Although this oscillator runs at a much slower speed than the original system clock, the CPU continues to operate, allowing execution of a clock failure vector and software routines that either remedy the oscillator failure or issue a failure alert. This automatic switch-over is not available if the Watchdog Timer is selected as the system clock oscillator. It is also unavailable if the Watchdog Timer oscillator is disabled, though it is not necessary to enable the Watchdog Timer reset function (see the Watchdog Timer chapter on page 93).

The primary oscillator failure detection circuitry asserts if the system clock frequency drops below $1\,\mathrm{kHz} \pm 50\%$. If an external signal is selected as the system oscillator, it is possible that a very slow but nonfailing clock can generate a failure condition. Under these conditions, do not enable the clock failure circuitry (SOFEN must be deasserted in the OSCCTL Register).

Watchdog Timer Failure

In the event of a Watchdog Timer oscillator failure, a similar nonmaskable interrupt-like event is issued. This event does not trigger an attendant clock switch-over, but alerts the CPU of the failure. After a Watchdog Timer failure, it is no longer possible to detect a primary oscillator failure. The failure detection circuitry does not function if the Watchdog Timer is used as the system clock oscillator or if the Watchdog Timer oscillator has been disabled. For either of these cases, it is necessary to disable the detection circuitry by deasserting the WDFEN bit of the OSCCTL Register.

The Watchdog Timer oscillator failure detection circuit counts system clocks while looking for a Watchdog Timer clock. The logic counts 8004 system clock cycles before determining that a failure has occurred. The system clock rate determines the speed at which

Register file size varies depending on the device type. See the device-specific Z8 Encore! XP Product Specification to determine the exact register file range available.

eZ8 CPU Instruction Notation

In the eZ8 CPU Instruction Summary and Description sections, the operands, condition codes, status flags and address modes are represented by a notational shorthand that is described in Table 118.

Table 118. Notational Shorthand

Notation	Description	Operand	Range
b	Bit	b	b represents a value from 0 to 7 (000B to 111B).
СС	Condition code	_	Refer to the Condition Codes section in the <u>eZ8</u> CPU Core User Manual (UM0128).
DA	Direct address	Addrs	Represents a number in the range 0000H to FFFFH.
ER	Extended addressing register	Reg	Reg. represents a number in the range of 000H to FFFH.
IM	Immediate data	#Data	Data is a number between 00H to FFH.
Ir	Indirect working register	@Rn	n = 0–15.
IR	Indirect register	@Reg	Reg. represents a number in the range of 00H to FFH.
Irr	Indirect working register pair	@RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
IRR	Indirect register pair	@Reg	Reg. represents an even number in the range 00H to FEH.
р	Polarity	р	Polarity is a single bit binary value of either 0B or 1B.
r	Working register	Rn	n = 0 – 15.
R	Register	Reg	Reg. represents a number in the range of 00H to FFH.
RA	Relative address	Х	X represents an index in the range of +127 to – 128 which is an offset relative to the address of the next instruction.
rr	Working register pair	RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
RR	Register pair	Reg	Reg. represents an even number in the range of 00H to FEH.

Table 128. eZ8 CPU Instruction Summary (Continued)

Assembly			ress ode	_ Opcode(s)			Fla	ags			Fetch Cycle	Instr. Cycle
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Z	S	٧	D	Н	S	S
AND dst, src	dst ← dst AND src	r	r	52	-	*	*	0	-	-	2	3
		r	lr	53	-						2	4
	•	R	R	54	-						3	3
		R	IR	55	-						3	4
		R	IM	56	-						3	3
		IR	IM	57							3	4
ANDX dst, src	dst ← dst AND src	ER	ER	58	-	*	*	0	-	-	4	3
		ER	IM	59							4	3
ATM	Block all interrupt and DMA requests during execution of the next 3 instructions			2F	-	-	-	-	-	-	1	2
BCLR bit, dst	$dst[bit] \leftarrow 0$	r		E2	-	-	-	-	-	-	2	2
BIT p, bit, dst	$dst[bit] \leftarrow p$	r		E2	-	_	-	-	-	-	2	2
BRK	Debugger Break			00	-	_	-	-	-	-	1	1
BSET bit, dst	dst[bit] ← 1	r		E2	-	-	-	-	-	-	2	2
BSWAP dst	$dst[7:0] \leftarrow dst[0:7]$	R		D5	Χ	*	*	0	-	-	2	2
BTJ p, bit, src,	if src[bit] = p		r	F6	-	-	-	-	-	-	3	3
dst	PC ← PC + X		Ir	F7							3	4
BTJNZ bit, src,	if src[bit] = 1		r	F6	_	_	_	-	_	_	3	3
dst	PC ← PC + X		Ir	F7							3	4
BTJZ bit, src,	if src[bit] = 0		r	F6	_	_	_	-	-	-	3	3
dst	$PC \leftarrow PC + X$		lr	F7							3	4

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.

Table 128. eZ8 CPU Instruction Summary (Continued)

Assembly			lress ode	_ Opcode(s)			Fla	ags			Fetch Cycle	Instr. Cycle
Mnemonic	Symbolic Operation	dst	src	(Hex)		Z	S	٧	D	Н	S	S
JR dst	$PC \leftarrow PC + X$	DA		8B	-	_	_	-	-	-	2	2
JR cc, dst	if cc is true PC ← PC + X	DA		0B-FB	-	_	-	-	_	-	2	2
LD dst, rc	dst ← src	r	IM	0C-FC	-	-	-	-	-	-	2	2
		r	X(r)	C7	-						3	3
		X(r)	r	D7	-						3	4
		r	lr	E3	-						2	3
		R	R	E4	-						3	2
		R	IR	E5	-						3	4
		R	IM	E6	-						3	2
		IR	IM	E7	-						3	3
		lr	r	F3	-						2	3
		IR	R	F5	-						3	3
LDC dst, src	dst ← src	r	Irr	C2	-	_	_	_	_	_	2	5
		lr	Irr	C5	-						2	9
		Irr	r	D2	-						2	5
LDCI dst, src	dst ← src	lr	Irr	C3	-	-	_	-	_	-	2	9
	$r \leftarrow r + 1$ $rr \leftarrow rr + 1$	Irr	lr	D3	-						2	9
LDE dst, src	dst ← src	r	Irr	82	-	-	_	-	-	-	2	5
		Irr	r	92	-						2	5
LDEI dst, src	dst ← src	lr	Irr	83	-	_	_	-	-	-	2	9
	$r \leftarrow r + 1$ $rr \leftarrow rr + 1$	Irr	lr	93	-						2	9
LDWX dst, src	dst ← src	ER	ER	1FE8	_	_	_	_	_	_	5	4

Note: Flags Notation:

^{* =} Value is a function of the result of the operation.

⁻ = Unaffected.

X = Undefined.

^{0 =} Reset to 0.

^{1 =} Set to 1.

On-Chip Peripheral AC and DC Electrical Characteristics

Table 135 tabulates the electrical characteristics of the POR and VBO blocks.

Table 135. Power-On Reset and Voltage Brown-Out Electrical Characteristics and Timing

		T _A =	–40°C to +	105°C		
Symbol	Parameter	Minimum	Typical ¹	Maximum	Units	Conditions
V _{POR}	Power-On Reset Voltage Threshold	2.20	2.45	2.70	V	$V_{DD} = V_{POR}$
V_{VBO}	Voltage Brown-Out Reset Voltage Threshold	2.15	2.40	2.65	V	$V_{DD} = V_{VBO}$
	V _{POR} to V _{VBO} hysteresis		50	75	mV	
	Starting V _{DD} voltage to ensure valid Power-On Reset.	-	V _{SS}	_	V	
T _{ANA}	Power-On Reset Analog Delay	-	70	-	μs	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}
T _{POR}	Power-On Reset Digital Delay		16		μs	66 Internal Precision Oscillator cycles + IPO startup time (T _{IPOST})
T _{POR}	Power-On Reset Digital Delay		1		ms	5000 Internal Precision Oscillator cycles
T _{SMR}	Stop Mode Recovery with crystal oscillator disabled		16		μs	66 Internal Precision Oscillator cycles
T _{SMR}	Stop Mode Recovery with crystal oscillator enabled		1		ms	5000 Internal Precision Oscillator cycles
T _{VBO}	Voltage Brown-Out Pulse Rejection Period	-	10	-	μs	Period of time in which V _{DD} < V _{VBO} without generating a Reset.

Note: Data in the typical column is from characterization at 3.3 V and 30 °C. These values are provided for design guidance only and are not tested in production.

On-Chip Debugger Timing

Figure 36 and Table 145 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4 ns maximum rise and fall time.




Figure 36. On-Chip Debugger Timing

Table 145. On-Chip Debugger Timing

		Dela	y (ns)
Parameter	Abbreviation	Minimum	Maximum
DBG			
T ₁	X _{IN} Rise to DBG Valid Delay	_	15
T ₂	X _{IN} Rise to DBG Output Hold Time	2	_
T ₃	DBG to XIN Rise Input Setup Time	5	-
T ₄	DBG to XIN Rise Input Hold Time	5	-

Ordering Information

Order your F082A Series products from Zilog using the part numbers shown in Table 148. For more information about ordering, please consult your local Zilog sales office. The <u>Sales Location page</u> on the Zilog website lists all regional offices.

Table 148. Z8 Encore! XP F082A Series Ordering Matrix

	iabic	140. <u>2</u> 0		. //	002/	\ O CI	105	Ji uci	9	iatii	
Part Number	Flash	RAM	NVDS	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Comparator	Temperature Sensor	Description
Z8 Encore! XP F082A	A Series	with 8 k	(B Flas	h, 10	-Bit A	Analo	g-to-	-Digit	al Co	nve	erter
Standard Temperatu	re: 0°C t	to 70°C									
Z8F082APB020SG	8KB	1KB	0	6	14	2	4	1	1	1	PDIP 8-pin package
Z8F082AQB020SG	8KB	1KB	0	6	14	2	4	1	1	1	QFN 8-pin package
Z8F082ASB020SG	8KB	1KB	0	6	14	2	4	1	1	1	SOIC 8-pin package
Z8F082ASH020SG	8KB	1KB	0	17	20	2	7	1	1	1	SOIC 20-pin package
Z8F082AHH020SG	8KB	1KB	0	17	20	2	7	1	1	1	SSOP 20-pin package
Z8F082APH020SG	8KB	1KB	0	17	20	2	7	1	1	1	PDIP 20-pin package
Z8F082ASJ020SG	8KB	1KB	0	23	20	2	8	1	1	1	SOIC 28-pin package
Z8F082AHJ020SG	8KB	1KB	0	23	20	2	8	1	1	1	SSOP 28-pin package
Z8F082APJ020SG	8KB	1KB	0	23	20	2	8	1	1	1	PDIP 28-pin package
Extended Temperatu	re: –40°	C to 10	5°C								
Z8F082APB020EG	8KB	1KB	0	6	14	2	4	1	1	1	PDIP 8-pin package
Z8F082AQB020EG	8KB	1KB	0	6	14	2	4	1	1	1	QFN 8-pin package
Z8F082ASB020EG	8KB	1KB	0	6	14	2	4	1	1	1	SOIC 8-pin package
Z8F082ASH020EG	8KB	1KB	0	17	20	2	7	1	1	1	SOIC 20-pin package
Z8F082AHH020EG	8KB	1KB	0	17	20	2	7	1	1	1	SSOP 20-pin package
Z8F082APH020EG	8KB	1KB	0	17	20	2	7	1	1	1	PDIP 20-pin package
Z8F082ASJ020EG	8KB	1KB	0	23	20	2	8	1	1	1	SOIC 28-pin package
Z8F082AHJ020EG	8KB	1KB	0	23	20	2	8	1	1	1	SSOP 28-pin package
Z8F082APJ020EG	8KB	1KB	0	23	20	2	8	1	1	1	PDIP 28-pin package

UARTx control I (UxCTL1) 112 UARTx receive data (UxRXD) 116 UARTx status 0 (UxSTAT0) 114 SP 207 UARTx status 1 (UxSTAT1) 115 UARTx transmit data (UxTXD) 116 Watchdog Timer control (WDTCTL) 30, 96, 141, 196 Watchdog Timer reload high byte (WDTH) 97 Watchdog Timer reload low byte (WDTU) 97 Watchdog Timer reload upper byte (WDTU) 97 Watchdog Timer reload 22 stop mode 210 Stop Mode Recovery 22 sources 27 using a GPIO port pin transition 28 using Watchdog Timer time-out 28 stop mode recovery sources 29 using a GPIO port pin transition 29 SUB 208 subtract with carry 208 subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 SUBX 208 SWAP 211 swap nibbles 211 symbols, additional 207 TCM 209 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209
UARTx status 1 (UxSTAT1) 115 UARTx transmit data (UXTXD) 116 Watchdog Timer control (WDTCTL) 30, 96, 141, 196 Watchdog Timer reload high byte (WDTH) 97 Watchdog Timer reload low byte (WDTL) 98 Watchdog Timer reload upper byte (WDTU) 98 Watchdog Timer reload upper byte (WDTU) 97 Watchdog Timer reload upper byte (WDTU) 98 Watchdog Timer reload upper byte (WDTU) 97 register file 15 register pair 206 register pointer 207 register pointer 207 resest and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RLC 211 rotate and shift instuctions 211 rotate left 211 rotate left 211 rotate left through carry 211 rotate right through carry 211 RP 207 RR 206, 211 TT 206 RRC 211 SBC 208 SBC 208 SRA 211 src 207 SRL 211 SRP 210 SRA 211 src 207 SRL 211 STOP 210 STOP mode 32 STOP mode 32 stop mode 210 Stop Mode Recovery sources 27 using a GPIO port pin transition 28 using a GPIO port pin transition 29 subtract 208 subtract 208 subtract 208 subtract vith carry 208 subtract with carry 208 subtract with carry 208 SWAP 211 swap nibbles 211 symbols, additional 207 TT TCMX 209 test complement under mask 209 test under mask 209 test under mask 209
UARTx transmit data (UxTXD) 116 Watchdog Timer control (WDTCTL) 30, 96, 141, 196 Watchdog Timer reload high byte (WDTH) 97 Watchdog Timer reload low byte (WDTU) 97 Watchdog Timer reload upper byte (WDTU) 97 register file 15 register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RLC 211 RLC 211 RLC 211 RLC 211 rotate left through carry 211 rotate right through carry 211 rr 206 RRC 211 SBC 208 SBC 208 SRC 211 SRP 210 STOP mode 32 stop mode 210 Stop Mode Recovery sources 27 using a GPIO port pin transition 28 using a GPIO port pin transition 29 SUB 208 subtract 208 subtract 208 subtract 208 subtract with carry 208 subtract with carry - extended addressing 208 SWAP 211 swap nibbles 211 symbols, additional 207 T T T TCM 209 TCMX 209 test complement under mask 209 test under mask 209 TCMS 209 test under mask 209
Watchdog Timer control (WDTCTL) 30, 96, 141, 196 Watchdog Timer reload high byte (WDTH) 97 Watchdog Timer reload upper byte (WDTU) 97 register file 15 register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL 21
141, 196 Watchdog Timer reload high byte (WDTH) 97 Watchdog Timer reload low byte (WDTL) 98 Watchdog Timer reload upper byte (WDTU) 97 register file 15 register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 REF 211 return 211 RL 211 RLC 211 rotate left 211 rotate left through carry 211 rotate left through carry 211 rotate right 409 RR 206, 211 r 7 RR 206, 211 r 7 RR 206 RRC 211 SBC 208 SBC 208 SRP 210 stack pointer 207 STOP 210 STOP 206 STOP 210 STOP 206 STOP 210 STOP 206 STOP 210 STOP 206 SUB 32 Subtract vith carry 208 subtract with carry 208 subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 rotate and shift instuctions 211 swap nibbles 211 symbols, additional 207 T T T TCM 209 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209
Watchdog Timer reload high byte (WDTH) 97 Watchdog Timer reload low byte (WDTL) 98 Watchdog Timer reload low byte (WDTU) 97 register file 15 register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL C 211 rotate left 211 rotate left through carry 211 rotate right 211 r
Watchdog Timer reload low byte (WDTL) 98 Watchdog Timer reload upper byte (WDTU) 97 1
Watchdog Timer reload upper byte (WDTU) 97 register file 15 register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL 211 RL C 211 RL C 211 rotate end shift instuctions 211 rotate right 121 rotate right 121 rotate right through carry 211 RP 207 RR 206, 211 rT 206 RRC 211 STOP mode 32 stop mode 210 Stop Mode Recovery sources 27 using a GPIO port pin transition 28 using a GPIO port pin transition 29 SUB 208 subtract 208 subtract 208 subtract vith carry 208 subtract with carry 208 subtract with carry 208 SUBX 208 SWAP 211 swap nibbles 211 symbols, additional 207 TCM 209 TCMX 209 test complement under mask 209 test complement under mask 209 test complement under mask - extended addressing 209 sets tunder mask 209 test under mask 209
stop mode 210 Stop Mode Recovery sources 27 using a GPIO port pin transition 28 using Watchdog Timer time-out 28 stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 subtract 208 RET 211 subtract 208 REL 211 RL 211 RL 211 SUB 208 SU
register file 15 register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL 208 SUBX 208 SUBX 208 SUBX 208 SUBX 208 TOtate left through carry 211 rotate left through carry 211 rotate right 211 rotate right through carry 211 rotate right through carry 211 RP 207 RR 206, 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 RS C 208 SBC 208 L C 208
register pair 206 register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL 211 RL C 211 RL C 211 rotate left through carry 211 rotate right 211 rotate right 211 rotate right through carry 211 rotate right through carry 211 rr 206 RRC 211 RRC 211 RRC 211 RRC 211 RRC 211 RRC 206 RRC 211 RRC 208 Sources 29 using a GPIO port pin transition 29 Sources 29 using a GPIO port pin transition 29 Sources 29 using a GPIO port pin transition 29 Sources 29 using a GPIO port pin transition 29 Sources 29 using a GPIO port pin transition 29 SUB 208 subtract 208 subtract 208 subtract 208 subtract 208 subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 SUBX 208 SWAP 211 swap nibbles 211 symbols, additional 207 T T T TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209 test under mask 209
register pointer 207 reset and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 subtract 208 return 211 RL 211 RLC 211 RLC 211 subtract with carry 208 rotate and shift instuctions 211 rotate left through carry 211 rotate right 211 rotate right 211 rotate right through carry 211 RRP 207 RR RR 206, 211 rr 206 RRC 211 SBC 208 using a GPIO port pin transition 28 stop mode recovery sources 29 using a GPIO port pin transition 29 SUB 208 subtract 208 subtract 208 subtract 208 subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 SWAP 211 swap nibbles 211 symbols, additional 207 T T T T TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209 test under mask 209
reset using Watchdog Timer time-out 28 stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL 211 RL 211 RL 211 Subtract 208 subtract vith carry 208 soutcate left 211 rotate left through carry 211 rotate right through carry 211 RP 207 RR 206, 211 RR 206 RRC 211 SBC 208 stop mode recovery sources 29 using a GPIO port pin transition 29 SUB 208 subtract 208 subtract 208 subtract vith carry 208 subtract with carry 208 SWAP 211 swap nibbles 211 symbols, additional 207 T T T TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209 test under mask 209 test under mask 209 test under mask 209
and stop mode characteristics 23 and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL
and Stop Mode Recovery 22 carry flag 209 sources 24 RET 211 return 211 RL 211 RLC 211 RLC 211 rotate left through carry 211 rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 RR 206 RRC 211 SBC 208 sources 29 using a GPIO port pin transition 29 SUB 208 subtract 208 subtract 208 subtract - extended addressing 208 subtract with carry 208 subtract with carry - extended addressing 208 SUBX 208 SWAP 211 swap nibbles 211 symbols, additional 207 T T T T T T T T T T T T T T T T T T
using a GPIO port pin transition 29 sources 24 RET 211 subtract 208 RET 211 subtract 208 RL 211 RL 211 subtract - extended addressing 208 REC 211 subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 SUBX 208 SUBX 208 SUBX 208 SUBX 208 Totate left 211 swap nibbles 211 symbols, additional 207 Table 207 RR 206, 211 Tr 206 RRC 211 TCMX 209 test complement under mask 209 test under mask 209 Test under mask 209 Test under mask 209 test under mask 209
sources 24 RET 211 return 211 RL 211 RL 211 RL 211 Subtract 208 subtract 208 subtract - extended addressing 208 subtract with carry 208 subtract with carry - extended addressing 208 rotate and shift instuctions 211 rotate left 211 SWAP 211 swap nibbles 211 rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 rr 206 RRC 211 T TCM 209 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 208 SBC 208 SUBX 208 SUBX 208 SUBX 208 SUBX 208 TOMA 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209
subtract 208 return 211 return 21
subtract - extended addressing 208 RL 211 RLC 211 subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 rotate and shift instuctions 211 subtract with carry - extended addressing 208 SUBX
subtract with carry 208 subtract with carry 208 subtract with carry - extended addressing 208 SUBX 208 SUBX 208 SWAP 211 swap nibbles 211 symbols, additional 207 Totate right through carry 211 RP 207 RR 206, 211 Tr 206 RRC 211 TCMX 209 test complement under mask 209 test under mask 209 SBC 208 SBC 208 Subtract with carry - extended addressing 208 subtract with carry - extended addressing 209 subtract with carry - extended addressing 208 subtract with carry - extended addressing 208 subtract with carry - extended addressing 209 subtract with carry - extended addressing 208 subtract with carry - extended addressing 209 subtract with carry - extended addressing 208 subtract with carry - extended addressing 209 subtract with carry - extended addressing 208 subtract with carry - extended addressing 209 subtract with carry - extended addressing 209 subtract with carry - extended addressing 208
subtract with carry - extended addressing 208 rotate and shift instructions 211 rotate left 211 swap nibbles 211 rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 rr 206 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 208 SBC 208 Subx 208 SUBX 208 SU
rotate and shift instuctions 211 rotate left 211 rotate left through carry 211 rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 rr 206 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 SBC 208 TSUBX 208 SWAP 211 swap nibbles 211 symbols, additional 207 TCM 209 TCMX 209 test complement under mask 209 test complement under mask 209 test under mask 209
rotate left 211 rotate left through carry 211 rotate right 211 rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 rr 206 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 test under mask 209 test under mask 209
rotate left through carry 211 rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 rr 206 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 Section 11 Swap nibbles 211 symbols, additional 207 T T T T T T T T T T T T T T T T T T
rotate right 211 rotate right through carry 211 RP 207 RR 206, 211 Tr 206 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
rotate right through carry 211 RP 207 RR 206, 211 Tr 206 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
RP 207 RR 206, 211 Tr 206 RRC 211 TCM 209 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
TCM 209 RRC 211 TCMX 209 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
TCM 209 RRC 211 TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
TCMX 209 test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
test complement under mask 209 test complement under mask - extended addressing 209 SBC 208 test under mask 209
test complement under mask - extended addressing 209 SBC 208 test under mask 209
SBC 208 209 test under mask 209
SBC 208 209 test under mask 209
000 000 010
SCF 209, 210 test under mask - extended addressing 209
second opcode map after 1FH 225 timer signals 10
set carry flag 209, 210 timers 70
set register pointer 210 architecture 70
shift right arithmatic 211 block diagram 71

Ζ

Z8 Encore! block diagram 3 features 1 part selection guide 2