



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT
Number of I/O	17
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z8f082aph020sg">https://www.e-xfl.com/product-detail/zilog/z8f082aph020sg</a>

LED Drive Level Low Register .....	54
GPIO Mode Interrupt Controller .....	55
Interrupt Vector Listing .....	55
Architecture .....	57
Operation .....	57
Master Interrupt Enable .....	57
Interrupt Vectors and Priority .....	58
Interrupt Assertion .....	58
Software Interrupt Assertion .....	59
Watchdog Timer Interrupt Assertion .....	59
Interrupt Control Register Definitions .....	60
Interrupt Request 0 Register .....	60
Interrupt Request 1 Register .....	61
Interrupt Request 2 Register .....	62
IRQ0 Enable High and Low Bit Registers .....	62
IRQ1 Enable High and Low Bit Registers .....	64
IRQ2 Enable High and Low Bit Registers .....	65
Interrupt Edge Select Register .....	67
Shared Interrupt Select Register .....	68
Interrupt Control Register .....	69
Timers .....	70
Architecture .....	70
Operation .....	71
Timer Operating Modes .....	71
Reading the Timer Count Values .....	84
Timer Pin Signal Operation .....	84
Timer Control Register Definitions .....	85
Timer 0–1 Control Registers .....	85
Timer 0–1 High and Low Byte Registers .....	89
Timer Reload High and Low Byte Registers .....	91
Timer 0–1 PWM High and Low Byte Registers .....	92
Watchdog Timer .....	93
Operation .....	93
Watchdog Timer Refresh .....	94
Watchdog Timer Time-Out Response .....	94
Watchdog Timer Reload Unlock Sequence .....	95
Watchdog Timer Calibration .....	95
Watchdog Timer Control Register Definitions .....	96
Watchdog Timer Control Register .....	96
Watchdog Timer Reload Upper, High and Low Byte Registers .....	97

Trim Bit Address 0000H . . . . .	165
Trim Bit Address 0001H . . . . .	165
Trim Bit Address 0002H . . . . .	166
Trim Bit Address 0003H . . . . .	166
Trim Bit Address 0004H . . . . .	168
Zilog Calibration Data . . . . .	168
ADC Calibration Data . . . . .	169
Temperature Sensor Calibration Data . . . . .	171
Watchdog Timer Calibration Data . . . . .	172
Serialization Data . . . . .	173
Randomized Lot Identifier . . . . .	174
Nonvolatile Data Storage . . . . .	176
Operation . . . . .	176
NVDS Code Interface . . . . .	176
Byte Write . . . . .	177
Byte Read . . . . .	178
Power Failure Protection . . . . .	178
Optimizing NVDS Memory Usage for Execution Speed . . . . .	178
On-Chip Debugger . . . . .	180
Architecture . . . . .	180
Operation . . . . .	181
OCD Interface . . . . .	181
DEBUG Mode . . . . .	182
OCD Data Format . . . . .	183
OCD Auto-Baud Detector/Generator . . . . .	183
OCD Serial Errors . . . . .	184
OCD Unlock Sequence (8-Pin Devices Only) . . . . .	185
Breakpoints . . . . .	185
Runtime Counter . . . . .	186
On-Chip Debugger Commands . . . . .	186
On-Chip Debugger Control Register Definitions . . . . .	191
OCD Control Register . . . . .	191
OCD Status Register . . . . .	192
Oscillator Control . . . . .	193
Operation . . . . .	193
System Clock Selection . . . . .	193
Clock Failure Detection and Recovery . . . . .	195
Oscillator Control Register Definitions . . . . .	196
Crystal Oscillator . . . . .	198

Table 7. Register File Address Map (Continued)

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page
<b>Timer 1</b>				
F08	Timer 1 High Byte	T1H	00	<a href="#">90</a>
F09	Timer 1 Low Byte	T1L	01	<a href="#">90</a>
F0A	Timer 1 Reload High Byte	T1RH	FF	<a href="#">91</a>
<b>Timer 1 (cont'd)</b>				
F0B	Timer 1 Reload Low Byte	T1RL	FF	<a href="#">91</a>
F0C	Timer 1 PWM High Byte	T1PWMH	00	<a href="#">92</a>
F0D	Timer 1 PWM Low Byte	T1PWML	00	<a href="#">92</a>
F0E	Timer 1 Control 0	T1CTL0	00	<a href="#">85</a>
F0F	Timer 1 Control 1	T1CTL1	00	<a href="#">86</a>
F10–F6F	Reserved	—	XX	
<b>UART</b>				
F40	UART Transmit/Receive Data registers	TXD, RXD	XX	<a href="#">115</a>
F41	UART Status 0 Register	U0STAT0	00	<a href="#">114</a>
F42	UART Control 0 Register	U0CTL0	00	<a href="#">110</a>
F43	UART Control 1 Register	U0CTL1	00	<a href="#">110</a>
F44	UART Status 1 Register	U0STAT1	00	<a href="#">115</a>
F45	UART Address Compare Register	U0ADDR	00	<a href="#">116</a>
F46	UART Baud Rate High Byte Register	U0BRH	FF	<a href="#">117</a>
F47	UART Baud Rate Low Byte Register	U0BRL	FF	<a href="#">117</a>
<b>Analog-to-Digital Converter (ADC)</b>				
F70	ADC Control 0	ADCCTL0	00	<a href="#">134</a>
F71	ADC Control 1	ADCCTL1	80	<a href="#">136</a>
F72	ADC Data High Byte	ADCD_H	XX	<a href="#">137</a>
F73	ADC Data Low Byte	ADCD_L	XX	<a href="#">137</a>
F74–F7F	Reserved	—	XX	
<b>Low Power Control</b>				
F80	Power Control 0	PWRCTL0	80	<a href="#">34</a>
F81	Reserved	—	XX	
<b>LED Controller</b>				
F82	LED Drive Enable	LEDEN	00	<a href="#">53</a>
F83	LED Drive Level High Byte	LEDLVLH	00	<a href="#">53</a>
F84	LED Drive Level Low Byte	LEDLVLL	00	<a href="#">54</a>

Notes:

1. XX = Undefined.
2. Refer to the [eZ8 CPU Core User Manual \(UM0128\)](#).

Table 11. Reset Status Register (RSTSTAT)

Bit	7	6	5	4	3	2	1	0
Field	POR	STOP	WDT	EXT	Reserved			LVD
RESET	See descriptions below			0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
Address	FF0H							

Bit	Description
[7] POR	<b>Power-On Reset Indicator</b> If this bit is set to 1, a Power-On Reset event occurs. This bit is reset to 0 if a WDT time-out or Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.
[6] STOP	<b>Stop Mode Recovery Indicator</b> If this bit is set to 1, a Stop Mode Recovery occurs. If the STOP and WDT bits are both set to 1, the Stop Mode Recovery occurs because of a WDT time-out. If the STOP bit is 1 and the WDT bit is 0, the Stop Mode Recovery was not caused by a WDT time-out. This bit is reset by a Power-On Reset or a WDT time-out that occurred while not in STOP Mode. Reading this register also resets this bit.
[5] WDT	<b>Watchdog Timer Time-Out Indicator</b> If this bit is set to 1, a WDT time-out occurs. A POR resets this pin. A Stop Mode Recovery from a change in an input pin also resets this bit. Reading this register resets this bit. This read must occur before clearing the WDT interrupt.
[4] EXT	<b>External Reset Indicator</b> If this bit is set to 1, a Reset initiated by the external $\overline{\text{RESET}}$ pin occurs. A Power-On Reset or a Stop Mode Recovery from a change in an input pin resets this bit. Reading this register resets this bit.
[3:1]	<b>Reserved</b> These bits are reserved and must be programmed to 000.
[0] LVD	<b>Low Voltage Detection Indicator</b> If this bit is set to 1 the current state of the supply voltage is below the low voltage detection threshold. This value is not latched but is a real-time indicator of the supply voltage level.

## Low-Power Modes

The Z8 Encore! XP F082A Series products contain power-saving features. The highest level of power reduction is provided by the STOP Mode, in which nearly all device functions are powered down. The next lower level of power reduction is provided by the HALT Mode, in which the CPU is powered down.

Further power savings can be implemented by disabling individual peripheral blocks while in Active mode (defined as being in neither STOP nor HALT Mode).

### STOP Mode

Executing the eZ8 CPU's STOP instruction places the device into STOP Mode, powering down all peripherals except the Voltage Brown-Out detector, the Low-power Operational Amplifier and the Watchdog Timer. These three blocks may also be disabled for additional power savings. Specifically, the operating characteristics are:

- Primary crystal oscillator and internal precision oscillator are stopped;  $X_{IN}$  and  $X_{OUT}$  (if previously enabled) are disabled and PA0/PA1 revert to the states programmed by the GPIO registers
- System clock is stopped
- eZ8 CPU is stopped
- Program counter (PC) stops incrementing
- Watchdog Timer's internal RC oscillator continues to operate if enabled by the Oscillator Control Register
- If enabled, the Watchdog Timer logic continues to operate
- If enabled for operation in STOP Mode by the associated Flash option bit, the Voltage Brown-Out protection circuit continues to operate
- Low-power operational amplifier continues to operate if enabled by the Power Control Register
- All other on-chip peripherals are idle

To minimize current in STOP Mode, all GPIO pins that are configured as digital inputs must be driven to one of the supply rails ( $V_{CC}$  or GND). Additionally, any GPIOs configured as outputs must also be driven to one of the supply rails. The device can be brought out of STOP Mode using Stop Mode Recovery. For more information about Stop Mode Recovery, see the [Reset, Stop Mode Recovery and Low Voltage Detection](#) chapter on page 22.

**Table 23. Port A–D Output Control Subregisters (PxOC)**

Bit	7	6	5	4	3	2	1	0
Field	POC7	POC6	POC5	POC4	POC3	POC2	POC1	POC0
RESET	00H (Ports A-C); 01H (Port D)							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 03H in Port A–D Address Register, accessible through the Port A–D Control Register							

Bit	Description
[7:0] POCx	<b>Port Output Control</b> These bits function independently of the alternate function bit and always disable the drains if set to 1. 0 = The source current is enabled for any output mode unless overridden by the alternate function (push-pull output). 1 = The source current for the associated pin is disabled (open-drain mode).

Note: x indicates the specific GPIO port pin number (7–0).

### Port A–D High Drive Enable Subregisters

The Port A–D High Drive Enable Subregister, shown in Table 24, is accessed through the port A–D Control Register by writing 04H to the Port A–D Address Register. Setting the bits in the Port A–D High Drive Enable subregisters to 1 configures the specified port pins for high current output drive operation. The Port A–D High Drive Enable subregister affects the pins directly and, as a result, alternate functions are also affected.

**Table 24. Port A–D High Drive Enable Subregisters (PxHDE)**

Bit	7	6	5	4	3	2	1	0
Field	PHDE7	PHDE6	PHDE5	PHDE4	PHDE3	PHDE2	PHDE1	PHDE0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	If 04H in Port A–D Address Register, accessible through the Port A–D Control Register							

Bit	Description
[7:0] PHDEx	<b>Port High Drive Enabled</b> 0 = The port pin is configured for standard output current drive. 1 = The port pin is configured for high output current drive.

Note: x indicates the specific GPIO port pin number (7–0).

## Architecture

Figure 8 displays the interrupt controller block diagram.




Figure 8. Interrupt Controller Block Diagram

## Operation

This section describes the operational aspects of the following functions.

Master Interrupt Enable: see page 57

Interrupt Vectors and Priority: see page 58

Interrupt Assertion: see page 58

Software Interrupt Assertion: see page 59

Watchdog Timer Interrupt Assertion: see page 59

### Master Interrupt Enable

The master interrupt enable bit (IRQE) in the Interrupt Control Register globally enables and disables interrupts. Interrupts are globally enabled by any of the following actions:

- Execution of an EI (Enable Interrupt) instruction
- Execution of an IRET (Return from Interrupt) instruction



**Table 62. Watchdog Timer Reload Low Byte Register (WDTL)**

Bit	7	6	5	4	3	2	1	0
Field	WDTL							
RESET	00H							
R/W	R/W*							
Address	FF3H							
Note: A read returns the current WDT count value; a write sets the appropriate reload value.								

Bit	Description
[7:0]	<b>WDT Reload Low</b>
WDTL	Least significant byte (LSB), Bits[7:0], of the 24-bit WDT reload value.

The baud rate is set by the UART's Baud Rate Generator and supports IrDA standard baud rates from 9600 baud to 115.2 kbaud. Higher baud rates are possible, but do not meet IrDA specifications. The UART must be enabled to use the infrared endec. The infrared endec data rate is calculated using the following equation:

$$\text{Infrared Data Rate (bits/s)} = \frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Baud Rate Divisor Value}}$$

## Transmitting IrDA Data

The data to be transmitted using the infrared transceiver is first sent to the UART. The UART's transmit signal (TXD) and baud rate clock are used by the IrDA to generate the modulation signal (IR\_TXD) that drives the infrared transceiver. Each UART/Infrared data bit is 16 clocks wide. If the data to be transmitted is 1, the IR\_TXD signal remains low for the full 16 clock period. If the data to be transmitted is 0, the transmitter first outputs a 7 clock low period, followed by a 3 clock high pulse. Finally, a 6 clock low pulse is output to complete the full 16 clock data period. Figure 17 displays IrDA data transmission. When the infrared endec is enabled, the UART's TXD signal is internal to the Z8 Encore! XP F082A Series products while the IR\_TXD signal is output through the TXD pin.




Figure 17. Infrared Data Transmission

The following code example illustrates how to safely enable the comparator:

```
di
ld cmp0, r0 ; load some new configuration
nop
nop          ; wait for output to settle
clr irq0 ; clear any spurious interrupts pending
ei
```

## Comparator Control Register Definition

The Comparator Control Register (CMP0) configures the comparator inputs and sets the value of the internal voltage reference.

**Table 77. Comparator Control Register (CMP0)**

Bit	7	6	5	4	3	2	1	0
Field	INPSEL	INNSEL	REFLVL				Reserved (20-/28-pin) REFLVL (8-pin)	
RESET	0	0	0	1	0	1	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F90H							

Bit	Description
[7] INPSEL	<b>Signal Select for Positive Input</b> 0 = GPIO pin used as positive comparator input. 1 = Temperature sensor used as positive comparator input.
[6] INNSEL	<b>Signal Select for Negative Input</b> 0 = Internal reference disabled, GPIO pin used as negative comparator input. 1 = Internal reference enabled as negative comparator input.

Bit	Description (Continued)
[5:2]	<b>Internal Reference Voltage Level</b>
REFLVL	This reference is independent of the ADC voltage reference. <b>Note:</b> 8-pin devices contain two additional LSBs for increased resolution. For 20-/28-pin devices: 0000 = 0.0 V 0001 = 0.2 V 0010 = 0.4 V 0011 = 0.6 V 0100 = 0.8 V 0101 = 1.0 V (Default) 0110 = 1.2 V 0111 = 1.4 V 1000 = 1.6 V 1001 = 1.8 V 1010–1111 = Reserved

## Trim Bit Address Space

All available Trim bit addresses and their functions are listed in Table 90 through Table 95.

### Trim Bit Address 0000H

Table 90. Trim Options Bits at Address 0000H

Bit	7	6	5	4	3	2	1	0
Field	Reserved							
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Information Page Memory 0020H							
Note: U = Unchanged by Reset. R/W = Read/Write.								

Bit	Description
[7:0]	<b>Reserved</b> These bits are reserved; altering this register may result in incorrect device operation.

### Trim Bit Address 0001H

Table 91. Trim Option Bits at 0001H

Bit	7	6	5	4	3	2	1	0
Field	Reserved							
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	Information Page Memory 0021H							
Note: U = Unchanged by Reset. R/W = Read/Write.								

Bit	Description
[7:0]	<b>Reserved</b> These bits are reserved; altering this register may result in incorrect device operation.

## Byte Read

To read a byte from the NVDS array, user code must first push the address onto the stack. User code issues a `CALL` instruction to the address of the byte-read routine (`0x1000`). At the return from the sub-routine, the read byte resides in working register R0 and the read status byte resides in working register R1. The contents of the status byte are undefined for read operations to illegal addresses. Also, the user code must pop the address byte off the stack.

The read routine uses 9 bytes of stack space in addition to the one byte of address pushed by the user. Sufficient memory must be available for this stack usage.

Because of the Flash memory architecture, NVDS reads exhibit a nonuniform execution time. A read operation takes between 44  $\mu$ s and 489  $\mu$ s (assuming a 20MHz system clock). Slower system clock speeds result in proportionally higher execution times.

NVDS byte reads from invalid addresses (those exceeding the NVDS array size) return `0xff`. Illegal read operations have a 2  $\mu$ s execution time.

The status byte returned by the NVDS read routine is zero for successful read, as determined by a CRC check. If the status byte is nonzero, there was a corrupted value in the NVDS array at the location being read. In this case, the value returned in R0 is the byte most recently written to the array that does not have a CRC error.

## Power Failure Protection

The NVDS routines employ error checking mechanisms to ensure a power failure endangers only the most recently written byte. Bytes previously written to the array are not perturbed.

A system reset (such as a pin reset or Watchdog Timer reset) that occurs during a write operation also perturbs the byte currently being written. All other bytes in the array are unperturbed.

## Optimizing NVDS Memory Usage for Execution Speed

NVDS read time can vary drastically. This discrepancy is a trade-off for minimizing the frequency of writes that require post-write page erases, as indicated in Table 107. The NVDS read time of address N is a function of the number of writes to addresses other than N since the most recent write to address N, plus the number of writes since the most recent page erase. Neglecting effects caused by page erases and results caused by the initial condition in which the NVDS is blank, a rule of thumb is that every write since the most recent page erase causes read times of unwritten addresses to increase by 1  $\mu$ s up to a maximum of  $(511 - \text{NVDS\_SIZE})\mu$ s.

**Read Register (09H).** The Read Register command reads data from the Register File. Data can be read 1–256 bytes at a time (256 bytes can be read by setting size to 0). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, this command returns FFH for all the data values.

```
DBG ← 09H
DBG ← {4'h0, Register Address[11:8]}
DBG ← Register Address[7:0]
DBG ← Size[7:0]
DBG → 1-256 data bytes
```

**Write Program Memory (0AH).** The Write Program Memory command writes data to Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). The on-chip Flash Controller must be written to and unlocked for the programming operation to occur. If the Flash Controller is not unlocked, the data is discarded. If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, the data is discarded.

```
DBG ← 0AH
DBG ← Program Memory Address[15:8]
DBG ← Program Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG ← 1-65536 data bytes
```

**Read Program Memory (0BH).** The Read Program Memory command reads data from Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be read 1–65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, this command returns FFH for the data.

```
DBG ← 0BH
DBG ← Program Memory Address[15:8]
DBG ← Program Memory Address[7:0]
DBG ← Size[15:8]
DBG ← Size[7:0]
DBG → 1-65536 data bytes
```

**Write Data Memory (0CH).** The Write Data Memory command writes data to Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). If the device is not in DEBUG Mode or if the Flash Read Protect Option bit is enabled, the data is discarded.

```
DBG ← 0CH
DBG ← Data Memory Address[15:8]
DBG ← Data Memory Address[7:0]
```

Register file size varies depending on the device type. See the device-specific Z8 Encore! XP Product Specification to determine the exact register file range available.

## eZ8 CPU Instruction Notation

In the eZ8 CPU Instruction Summary and Description sections, the operands, condition codes, status flags and address modes are represented by a notational shorthand that is described in Table 118.

**Table 118. Notational Shorthand**

Notation	Description	Operand	Range
b	Bit	b	b represents a value from 0 to 7 (000B to 111B).
cc	Condition code	—	Refer to the Condition Codes section in the <a href="#">eZ8 CPU Core User Manual (UM0128)</a> .
DA	Direct address	Addr	Represents a number in the range 0000H to FFFFH.
ER	Extended addressing register	Reg	Reg. represents a number in the range of 000H to FFFH.
IM	Immediate data	#Data	Data is a number between 00H to FFH.
Ir	Indirect working register	@Rn	n = 0–15.
IR	Indirect register	@Reg	Reg. represents a number in the range of 00H to FFH.
Irr	Indirect working register pair	@RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
IRR	Indirect register pair	@Reg	Reg. represents an even number in the range 00H to FEH.
p	Polarity	p	Polarity is a single bit binary value of either 0B or 1B.
r	Working register	Rn	n = 0 – 15.
R	Register	Reg	Reg. represents a number in the range of 00H to FFH.
RA	Relative address	X	X represents an index in the range of +127 to –128 which is an offset relative to the address of the next instruction.
rr	Working register pair	RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
RR	Register pair	Reg	Reg. represents an even number in the range of 00H to FEH.



Table 128. eZ8 CPU Instruction Summary (Continued)

Assembly Mnemonic	Symbolic Operation	Address Mode		Opcode(s) (Hex)	Flags						Fetch Cycle s	Instr. Cycle s
		dst	src		C	Z	S	V	D	H		
CALL dst	SP ← SP -2 @SP ← PC PC ← dst	IRR		D4	–	–	–	–	–	–	2	6
		DA		D6							3	3
CCF	C ← ~C			EF	*	–	–	–	–	–	1	2
CLR dst	dst ← 00H	R		B0	–	–	–	–	–	–	2	2
		IR		B1							2	3
COM dst	dst ← ~dst	R		60	–	*	*	0	–	–	2	2
		IR		61							2	3
CP dst, src	dst - src	r	r	A2	*	*	*	*	–	–	2	3
		r	lr	A3							2	4
		R	R	A4							3	3
		R	IR	A5							3	4
		R	IM	A6							3	3
		IR	IM	A7							3	4
CPC dst, src	dst - src - C	r	r	1F A2	*	*	*	*	–	–	3	3
		r	lr	1F A3							3	4
		R	R	1F A4							4	3
		R	IR	1F A5							4	4
		R	IM	1F A6							4	3
		IR	IM	1F A7							4	4
CPCX dst, src	dst - src - C	ER	ER	1F A8	*	*	*	*	–	–	5	3
		ER	IM	1F A9							5	3
CPX dst, src	dst - src	ER	ER	A8	*	*	*	*	–	–	4	3
		ER	IM	A9							4	3

Note: Flags Notation:

\* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.

Table 142. Temperature Sensor Electrical Characteristics

Symbol	Parameter	V <sub>DD</sub> = 2.7 V to 3.6 V			Units	Conditions
		Minimum	Typical	Maximum		
T <sub>AERR</sub>	Temperature Error		±0.5	±2	°C	Over the range +20°C to +30°C (as measured by ADC). <sup>1</sup>
			±1	±5	°C	Over the range +0°C to +70°C (as measured by ADC).
			±2	±7	°C	Over the range +0°C to +105°C (as measured by ADC).
			±7		°C	Over the range –40°C to +105°C (as measured by ADC).
t <sub>WAKE</sub>	Wakeup Time		80	100	μs	Time required for Temperature Sensor to stabilize after enabling.
Note: Devices are factory calibrated at for maximal accuracy between +20°C and +30°C, so the sensor is maximally accurate in that range. User recalibration for a different temperature range is possible and increases accuracy near the new calibration point.						

## General Purpose I/O Port Input Data Sample Timing

Figure 34 displays timing of the GPIO Port input sampling. The input value on a GPIO port pin is sampled on the rising edge of the system clock. The Port value is available to the eZ8 CPU on the second rising clock edge following the change of the Port value.




Figure 34. Port Input Sample Timing

Table 143. GPIO Port Input Timing

Parameter	Abbreviation	Delay (ns)	
		Minimum	Maximum
T <sub>S_PORT</sub>	Port Input Transition to X <sub>IN</sub> Rise Setup Time (not pictured)	5	–
T <sub>H_PORT</sub>	X <sub>IN</sub> Rise to Port Input Transition Hold Time (not pictured)	0	–
T <sub>SMR</sub>	GPIO Port Pin Pulse Width to ensure Stop Mode Recovery (for GPIO port pins enabled as SMR sources)	1 μs	

## UART Timing

Figure 37 and Table 146 provide timing information for UART pins for the case where CTS is used for flow control. The CTS to DE assertion delay (T1) assumes the Transmit Data Register has been loaded with data prior to CTS assertion.




Figure 37. UART Timing With CTS

Table 146. UART Timing With CTS

Parameter	Abbreviation	Delay (ns)	
		Minimum	Maximum
UART			
T <sub>1</sub>	CTS Fall to DE output delay	2 * X <sub>IN</sub> period	2 * X <sub>IN</sub> period + 1 bit time
T <sub>2</sub>	DE assertion to TXD falling edge (start bit) delay		± 5
T <sub>3</sub>	End of Stop Bit(s) to DE deassertion delay		± 5

- read program memory (0BH) 189
- read program memory CRC (0EH) 190
- read register (09H) 189
- read runtime counter (03H) 187
- step instruction (10H) 190
- stuff instruction (11H) 190
- write data memory (0CH) 189
- write OCD control register (04H) 188
- write program counter (06H) 188
- write program memory (0AH) 189
- write register (08H) 188
- on-chip debugger (OCD) 180
- on-chip debugger signals 11
- on-chip oscillator 198
- ONE-SHOT mode 87
- opcode map
  - abbreviations 223
  - cell description 222
  - first 224
  - second after 1FH 225
- Operational Description 22, 32, 36, 55, 70, 93, 99, 120, 124, 139, 140, 144, 146, 159, 176, 180, 193, 198, 203
- OR 210
- ordering information 246
- ORX 210
- oscillator signals 11

## **P**

- p 206
- Packaging 245
- part selection guide 2
- PC 207
- peripheral AC and DC electrical characteristics 233
- pin characteristics 12
- Pin Descriptions 8
- polarity 206
- POP 210
- pop using extended addressing 210
- POPX 210
- port availability, device 36
- port input timing (GPIO) 240
- port output timing, GPIO 241

- power supply signals 12
- Power-on and Voltage Brownout electrical characteristics and timing 233
- Power-On Reset (POR) 24
- program control instructions 211
- program counter 207
- program memory 15
- PUSH 210
- push using extended addressing 210
- PUSHX 210
- PWM mode 87, 88
- PxADDR register 45
- PxCTL register 46

## **R**

- R 206
- r 206
- RA
  - register address 206
- RCF 209, 210
- receive
  - IrDA data 122
- receiving UART data-interrupt-driven method 104
- receiving UART data-pollled method 103
- register 206
  - ADC control (ADCCTL) 134, 135
  - ADC data high byte (ADCDH) 136
  - ADC data low bits (ADC DL) 137
  - flash control (FCTL) 155, 161, 162
  - flash high and low byte (FFREQH and FRE-EQL) 157
  - flash page select (FPS) 156, 157
  - flash status (FSTAT) 155
  - GPIO port A-H address (PxADDR) 45
  - GPIO port A-H alternate function sub-registers 47
  - GPIO port A-H control address (PxCTL) 46
  - GPIO port A-H data direction sub-registers 46
  - OCD control 191
  - OCD status 192
  - UARTx baud rate high byte (UxBRH) 117
  - UARTx baud rate low byte (UxBRL) 117
  - UARTx Control 0 (UxCTL0) 111, 117