



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details


| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1500 |
| Number of Logic Elements/Cells | 12000 |
| Total RAM Bits | 226304 |
| Number of I/O | 131 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2-12e-7q208c |

Top Edge

The PICs on the top edge are different from PIOs on the left, right and bottom edges. PIOs on this edge do not have DDR registers or DQS signals.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. Interfaces on the left and right edges are designed for DDR memories that support 16 bits of data, whereas interfaces on the bottom are designed for memories that support 18 bits of data.

Figure 2-33. DQS Input Routing for the Left and Right Edges of the Device



DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|------------------------|----------------------------------|---|-----------------------|------|-----------------------|---------|
| $I_{IL}, I_{IH}^{1,2}$ | Input or I/O Low Leakage | $0 \leq V_{IN} \leq (V_{CCIO} - 0.2V)$ | — | — | 10 | μA |
| $I_{IH}^{1,3}$ | Input or I/O High Leakage | $(V_{CCIO} - 0.2V) < V_{IN} \leq 3.6V$ | — | — | 150 | μA |
| I_{PU} | I/O Active Pull-up Current | $0 \leq V_{IN} \leq 0.7 V_{CCIO}$ | -30 | — | -210 | μA |
| I_{PD} | I/O Active Pull-down Current | $V_{IL} (\text{MAX}) \leq V_{IN} \leq V_{IH} (\text{MAX})$ | 30 | — | 210 | μA |
| I_{BHLS} | Bus Hold Low Sustaining Current | $V_{IN} = V_{IL} (\text{MAX})$ | 30 | — | — | μA |
| I_{BHHS} | Bus Hold High Sustaining Current | $V_{IN} = 0.7 V_{CCIO}$ | -30 | — | — | μA |
| I_{BHLO} | Bus Hold Low Overdrive Current | $0 \leq V_{IN} \leq V_{CCIO}$ | — | — | 210 | μA |
| I_{BHHO} | Bus Hold High Overdrive Current | $0 \leq V_{IN} \leq V_{CCIO}$ | — | — | -210 | μA |
| V_{BHT} | Bus Hold Trip Points | $0 \leq V_{IN} \leq V_{IH} (\text{MAX})$ | $V_{IL} (\text{MAX})$ | — | $V_{IH} (\text{MIN})$ | V |
| $C1^4$ | I/O Capacitance | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,$ $V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | — | 5 | 8 | pf |
| $C2^4$ | Dedicated Input Capacitance | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,$ $V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | — | 5 | 6 | pf |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2. When used as V_{REF} , maximum leakage = 25 μA
3. Applicable to general purpose I/Os in top and bottom banks.
4. T_A 25°C, f = 1.0MHz.

sysI/O Differential Electrical Characteristics

LVDS

Over Recommended Operating Conditions

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
|-----------------------|--|--|--------|------|-------|---------|
| V_{INP} , V_{INM} | Input Voltage | | 0 | — | 2.4 | V |
| V_{CM} | Input Common Mode Voltage | Half the Sum of the Two Inputs | 0.05 | — | 2.35 | V |
| V_{THD} | Differential Input Threshold | Difference Between the Two Inputs | +/-100 | — | — | mV |
| I_{IN} | Input Current | Power On or Power Off | — | — | +/-10 | μ A |
| V_{OH} | Output High Voltage for V_{OP} or V_{OM} | $R_T = 100$ Ohm | — | 1.38 | 1.60 | V |
| V_{OL} | Output Low Voltage for V_{OP} or V_{OM} | $R_T = 100$ Ohm | 0.9V | 1.03 | — | V |
| V_{OD} | Output Voltage Differential | $(V_{OP} - V_{OM})$, $R_T = 100$ Ohm | 250 | 350 | 450 | mV |
| ΔV_{OD} | Change in V_{OD} Between High and Low | | — | — | 50 | mV |
| V_{OS} | Output Voltage Offset | $(V_{OP} + V_{OM})/2$, $R_T = 100$ Ohm | 1.125 | 1.20 | 1.375 | V |
| ΔV_{OS} | Change in V_{OS} Between H and L | | — | — | 50 | mV |
| I_{SA} | Output Short Circuit Current | $V_{OD} = 0V$ Driver Outputs Shorted to Ground | — | — | 24 | mA |
| I_{SAB} | Output Short Circuit Current | $V_{OD} = 0V$ Driver Outputs Shorted to Each Other | — | — | 12 | mA |

Differential HSTL and SSTL

Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

For further information about LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see the list of additional technical information at the end of this data sheet.

LatticeECP2/M External Switching Characteristics⁹ (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Device | -7 | | -6 | | -5 | | Units |
|--|--|----------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{DIBSPI} | Data Invalid Before Clock (Transmit) | ECP2-20 | — | 280 | — | 280 | — | 280 | ps |
| | | ECP2-35 | — | 280 | — | 280 | — | 280 | ps |
| | | ECP2-50 | — | 280 | — | 280 | — | 280 | ps |
| | | ECP2-70 | — | 280 | — | 280 | — | 280 | ps |
| | | ECP2M20 | — | 230 | — | 230 | — | 230 | ps |
| | | ECP2M35 | — | 230 | — | 230 | — | 230 | ps |
| | | ECP2M50 | — | 230 | — | 230 | — | 230 | ps |
| | | ECP2M70 | — | 230 | — | 230 | — | 230 | ps |
| | | ECP2M100 | — | 230 | — | 230 | — | 230 | ps |
| XGMII I/O Pin Parameters (312 Mbps)⁵ | | | | | | | | | |
| $t_{SUXGMII}$ | Data Setup Before Read Clock | ECP2/M | 480 | — | 480 | — | 480 | — | ps |
| t_{HXGMII} | Data Hold After Read Clock | ECP2/M | 480 | — | 480 | — | 480 | — | ps |
| $t_{DVBCXGMII}$ | Data Valid Before Clock | ECP2/M | 960 | — | 960 | — | 960 | — | ps |
| $t_{DVACKXGMII}$ | Data Valid After Clock | ECP2/M | 960 | — | 960 | — | 960 | — | ps |
| Primary | | | | | | | | | |
| $f_{MAX_PRI}^7$ | Frequency for Primary Clock Tree | ECP2/M | — | 420 | — | 357 | — | 311 | MHz |
| t_{W_PRI} | Clock Pulse Width for Primary Clock | ECP2/M | 0.95 | — | 1.19 | — | 2.00 | — | ns |
| t_{SKEW_PRI} | Primary Clock Skew Within a Bank | ECP2/M | — | 300 | — | 360 | — | 420 | ps |
| Edge Clock | | | | | | | | | |
| $f_{MAX_EDGE}^7$ | Frequency for Edge Clock | ECP2/M | — | 420 | — | 357 | — | 311 | MHz |
| t_{W_EDGE} | Clock Pulse Width for Edge Clock | ECP2/M | 0.95 | — | 1.19 | — | 2.00 | — | ns |
| t_{SKEW_EDGE} | Edge Clock Skew Within an Edge of the Device | ECP2/M | — | 300 | — | 360 | — | 420 | ps |

1. General timing numbers based on LVCMSOS 2.5, 12mA, 0pf load.
2. DDR timing numbers based on SSTL25 for BGA packages only.
3. DDR2 timing numbers based on SSTL18 for BGA packages only.
4. SPI4.2 and SFI4 timing numbers based on LVDS25 for BGA packages only.
5. XGMII timing numbers based on HSTL class I. A corresponding left/right dedicated clock buffer is used when using the SPI4.2 interface to the left or right edge of the device. For SPI4.2 mode, the software tool will help in selecting the appropriate clock buffer.
6. IP will be used to support DDR and DDR2 memory data rates down to 95MHz. This approach uses a free-running clock and PFU register to sample the data instead of the hardwired DDR memory interface.
7. Using the LVDS I/O standard.
8. ECP2-6 and ECP2-12 do not support SPI4.2
9. The AC numbers do not apply to PCLK6 and PCLK7.
10. Applies to CLKOP only.
11. Please refer to TN1159, [LatticeECP2/M Pin Assignment Recommendations](#) for best performance.

sysCLOCK SPLL Timing

Over Recommended Operating Conditions

| Parameter | Description | Conditions | Min. | Typ. | Max. | Units |
|------------|---------------------------------------|---|-------|------|------|-------|
| f_{IN} | Input Clock Frequency (CLKI, CLKFB) | Without external capacitor | 33 | — | 420 | MHz |
| | | With external capacitor ^{5, 6} | 2 | — | 420 | MHz |
| f_{OUT} | Output Clock Frequency (CLKOP, CLKOS) | Without external capacitor | 33 | — | 420 | MHz |
| | | With external capacitor ⁵ | 5 | — | 50 | MHz |
| f_{OUT2} | K-Divider Output Frequency (CLKOK) | Without external capacitor | 0.258 | — | 210 | MHz |
| | | With external capacitor ⁵ | 0.039 | — | 25 | MHz |
| f_{VCO} | PLL VCO Frequency | | 640 | — | 1280 | MHz |
| f_{PFD} | Phase Detector Input Frequency | Without external capacitor | 33 | — | 420 | MHz |
| | | With external capacitor ⁶ | 2 | — | 50 | MHz |

AC Characteristics

| | | | | | | |
|---------------|----------------------------------|--|-----|----|------------|---------|
| t_{DT} | Output Clock Duty Cycle | Default Duty Cycle Selected ³ | 45 | 50 | 55 | % |
| t_{PH}^4 | Output Phase Accuracy | | — | — | ± 0.05 | UI |
| t_{OPJIT}^1 | Output Clock Period Jitter | $f_{OUT} \geq 100$ MHz | — | — | ± 125 | ps |
| | | $50 \leq f_{OUT} < 100$ MHz | — | — | 0.025 | UIPP |
| | | $f_{OUT} < 50$ MHz | — | — | 0.04 | UIPP |
| t_{SK} | Input Clock to Output Clock Skew | Divider Ratio = Integer | — | — | ± 250 | ps |
| t_W | Output Clock Pulse Width | At 90% or 10% | 1 | — | — | ns |
| t_{LOCK}^2 | PLL Lock-in Time | Without external capacitor | — | — | 150 | μ s |
| | | With external capacitor ⁵ | — | — | 500 | μ s |
| t_{IPJIT} | Input Clock Period Jitter | | — | — | ± 200 | ps |
| t_{FBKDLY} | External Feedback Delay | | — | — | 10 | ns |
| t_{HI} | Input Clock High Time | 90% to 90% | 0.5 | — | — | ns |
| t_{LO} | Input Clock Low Time | 10% to 10% | 0.5 | — | — | ns |
| t_{RST} | RST Pulse Width (RSTK) | | 15 | — | — | ns |
| | Reset Signal Pulse Width (RST) | Without external capacitor | 500 | — | — | ns |
| | | With external capacitor ⁵ | 20 | — | — | μ s |

1. Jitter sample is taken over 10,000 samples of the primary PLL output with clean reference clock and no additional I/O pins toggling.

2. Output clock is valid after t_{LOCK} for PLL reset and dynamic delay adjustment.

3. Using LVDS output buffers.

4. Phase accuracy of CLKOS compared to CLKOP.

5. Value of external capacitor: 5.6 nF $\pm 20\%$, NPO dielectric, ceramic chip capacitor, 1206 or smaller package, connected to PLLCAP pin.

6. f_{OUT} (max) = $f_{IN} * 10$ for $f_{IN} < 5$ MHz.

Signal Descriptions (Cont.)

| Signal Name | I/O | Description |
|---|-----|--|
| [LOC]DQS[num] | I/O | DQ input/output pads: T (top), R (right), B (bottom), L (left), DQS, num = ball function number. |
| [LOC]DQ[num] | I/O | DQ input/output pads: T (top), R (right), B (bottom), L (left), DQ, associated DQS number. |
| Test and Programming (Dedicated Pins) | | |
| TMS | I | Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration. |
| TCK | I | Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled. |
| TDI | I | Test Data In pin. Used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). Pull-up is enabled during configuration. |
| TDO | O | Output pin. Test Data Out pin used to shift data out of a device using 1149.1. |
| VCCJ | — | Power supply pin for JTAG Test Access Port. |
| Configuration Pads (Used During sysCONFIG) | | |
| CFG[2:0] | I | Mode pins used to specify configuration mode values latched on rising edge of INITN. During configuration, a pull-up is enabled. These are dedicated pins. |
| INITN | I/O | Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. It is a dedicated pin. |
| PROGRAMN | I | Initiates configuration sequence when asserted low. This pin always has an active pull-up. This is a dedicated pin. |
| DONE | I/O | Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. This is a dedicated pin. |
| CCLK | I/O | Configuration Clock for configuring an FPGA in sysCONFIG mode. |
| BUSY/SISPI | I/O | Read control command in SPI or SPIIm mode. |
| CSN | I | sysCONFIG chip select (active low). During configuration, a pull-up is enabled. |
| CS1N | I | sysCONFIG chip select (active low). During configuration, a pull-up is enabled. |
| WRITEN | I | Write Data on Parallel port (active low). |
| D[0]/SPIFASTN | I/O | sysCONFIG Port Data I/O for Parallel mode. |
| | | sysCONFIG Port Data I/O for SPI or SPIIm. When using the SPI or SPIIm mode, this pin should either be tied high or low, must not be left floating. |
| D[1:6] | I/O | sysCONFIG Port Data I/O for Parallel |
| D[7]/SPID0 | I/O | sysCONFIG Port Data I/O for Parallel, SPI, SPIIm |
| DOUT/CSON | O | Output for serial configuration data (rising edge of CCLK) when using sysCONFIG port. |
| DI/CSSPI0N | I/O | Input for serial configuration data (clocked with CCLK) when using sysCONFIG port. During configuration, a pull-up is enabled. Output when used in SPI/SPIIm modes. |
| Dedicated SERDES Signals^{1, 2, 3} | | |
| [LOC]_SQ_VCCAUX33 | — | Termination resistor switching power (3.3V). This pin must be tied to 3.3V even if the quad is unused. |
| [LOC]_SQ_REFCLKN | I | Negative Reference Clock Input |
| [LOC]_SQ_REFCLKP | I | Positive Reference Clock Input |
| [LOC]_SQ_VCCP | — | PLL and Reference clock buffer power (1.2V). This pin must be tied to 1.2V even if the quad is unused. |

LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 208 PQFP (Cont.)

| LFE2-12E/SE | | | | | LFE2-20E/SE | | | | |
|-------------|------------------|------|----------------|--------------|------------------|------|----------------|--------------|--|
| Pin Number | Pin/Pad Function | Bank | Dual Function | Differential | Pin/Pad Function | Bank | Dual Function | Differential | |
| 138 | PR15A | 3 | PCLKT3_0 | T (LVDS)* | PR21A | 3 | PCLKT3_0/RDQ25 | T (LVDS)* | |
| 139 | GND | - | | | GND | - | | | |
| 140 | VCC | - | | | VCC | - | | | |
| 141 | PR13B | 2 | PCLKC2_0/RDQ10 | C | PR19B | 2 | PCLKC2_0/RDQ16 | C | |
| 142 | PR13A | 2 | PCLKT2_0/RDQ10 | T | PR19A | 2 | PCLKT2_0/RDQ16 | T | |
| 143 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| 144 | PR12A | 2 | RDQ10 | | PR16A | 2 | RDQS16 | | |
| 145 | GND | - | | | GND | - | | | |
| 146 | VCC | - | | | VCC | - | | | |
| 147 | PR8B | 2 | RDQ10 | C (LVDS)* | PR14B | 2 | RDQ16 | C (LVDS)* | |
| 148 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| 149 | PR8A | 2 | RDQ10 | T (LVDS)* | PR14A | 2 | RDQ16 | T (LVDS)* | |
| 150 | PR6B | 2 | RDQ10 | C (LVDS)* | PR12B | 2 | RDQ16 | C (LVDS)* | |
| 151 | VCCAUX | - | | | VCCAUX | - | | | |
| 152 | PR6A | 2 | RDQ10 | T (LVDS)* | PR12A | 2 | RDQ16 | T (LVDS)* | |
| 153 | PR4B | 2 | | C (LVDS)* | PR6B | 2 | RDQ8 | C (LVDS)* | |
| 154 | PR4A | 2 | | T (LVDS)* | PR6A | 2 | RDQ8 | T (LVDS)* | |
| 155 | PR2B | 2 | VREF2_2 | C (LVDS)* | PR2B | 2 | VREF2_2 | C (LVDS)* | |
| 156 | PR2A | 2 | VREF1_2 | T (LVDS)* | PR2A | 2 | VREF1_2 | T (LVDS)* | |
| 157 | PT55B | 1 | VREF2_1 | C | PT64B | 1 | VREF2_1 | C | |
| 158 | PT55A | 1 | VREF1_1 | T | PT64A | 1 | VREF1_1 | T | |
| 159 | GND | - | | | GND | - | | | |
| 160 | PT54B | 1 | | C | PT62B | 1 | | C | |
| 161 | PT54A | 1 | | T | PT62A | 1 | | T | |
| 162 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| 163 | PT52B | 1 | | C | PT60B | 1 | | C | |
| 164 | PT52A | 1 | | T | PT60A | 1 | | T | |
| 165 | PT50B | 1 | | C | PT58B | 1 | | C | |
| 166 | PT50A | 1 | | T | PT58A | 1 | | T | |
| 167 | PT48B | 1 | | C | PT56B | 1 | | C | |
| 168 | PT48A | 1 | | T | PT56A | 1 | | T | |
| 169 | GND | - | | | GND | - | | | |
| 170 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| 171 | VCC | - | | | VCC | - | | | |
| 172 | PT40B | 1 | | C | PT50B | 1 | | C | |
| 173 | PT40A | 1 | | T | PT50A | 1 | | T | |
| 174 | VCCAUX | - | | | VCCAUX | - | | | |
| 175 | GND | - | | | GND | - | | | |
| 176 | PT36B | 1 | | C | PT44B | 1 | | C | |
| 177 | PT36A | 1 | | T | PT44A | 1 | | T | |
| 178 | PT34B | 1 | | C | PT42B | 1 | | C | |
| 179 | PT34A | 1 | | T | PT42A | 1 | | T | |
| 180 | PT30B | 1 | PCLKC1_0 | C | PT39B | 1 | PCLKC1_0 | C | |
| 181 | PT30A | 1 | PCLKT1_0 | T | PT39A | 1 | PCLKT1_0 | T | |
| 182 | XRES | 1 | | | XRES | 1 | | | |
| 183 | PT28B | 0 | PCLKC0_0 | C | PT37B | 0 | PCLKC0_0 | C | |

LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 484 fpBGA (Cont.)

| LFE2-12E/12SE | | | | | LFE2-20E/20SE | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| F19 | PR5A | 2 | | T | PR7A | 2 | RDQ8 | T |
| D20 | PR4A | 2 | | T (LVDS)* | PR6A | 2 | RDQ8 | T (LVDS)* |
| F18 | PR3B | 2 | | C | PR5B | 2 | RDQ8 | C |
| VCCIO | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| C21 | NC | - | | | PR4B | 2 | RDQ8 | C (LVDS)* |
| F16 | PR3A | 2 | | T | PR5A | 2 | RDQ8 | T |
| C22 | NC | - | | | PR4A | 2 | RDQ8 | T (LVDS)* |
| - | - | - | | | GNDIO | - | | |
| D19 | PR2B | 2 | VREF2_2 | C (LVDS)* | PR2B | 2 | VREF2_2 | C (LVDS)* |
| E19 | PR2A | 2 | VREF1_2 | T (LVDS)* | PR2A | 2 | VREF1_2 | T (LVDS)* |
| B21 | PT55B | 1 | VREF2_1 | C | PT64B | 1 | VREF2_1 | C |
| B22 | PT55A | 1 | VREF1_1 | T | PT64A | 1 | VREF1_1 | T |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| D18 | PT53B | 1 | | C | PT62B | 1 | | C |
| C20 | PT54B | 1 | | C | PT63B | 1 | | C |
| E18 | PT53A | 1 | | T | PT62A | 1 | | T |
| C19 | PT54A | 1 | | T | PT63A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| D17 | PT51B | 1 | | C | PT60B | 1 | | C |
| B20 | PT52B | 1 | | C | PT61B | 1 | | C |
| C18 | PT51A | 1 | | T | PT60A | 1 | | T |
| A19 | PT52A | 1 | | T | PT61A | 1 | | T |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| A18 | PT49B | 1 | | C | PT58B | 1 | | C |
| A21 | PT50B | 1 | | C | PT59B | 1 | | C |
| B18 | PT49A | 1 | | T | PT58A | 1 | | T |
| A20 | PT50A | 1 | | T | PT59A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| D16 | PT47B | 1 | | C | PT56B | 1 | | C |
| G16 | PT48B | 1 | | C | PT57B | 1 | | C |
| E16 | PT47A | 1 | | T | PT56A | 1 | | T |
| G15 | PT48A | 1 | | T | PT57A | 1 | | T |
| C17 | PT46B | 1 | | C | PT55B | 1 | | C |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| C16 | PT46A | 1 | | T | PT55A | 1 | | T |
| A17 | PT44B | 1 | | C | PT53B | 1 | | C |
| B17 | PT45B | 1 | | C | PT54B | 1 | | C |
| A16 | PT44A | 1 | | T | PT53A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| B16 | PT45A | 1 | | T | PT54A | 1 | | T |
| E15 | PT42B | 1 | | C | PT51B | 1 | | C |
| C15 | PT43B | 1 | | C | PT52B | 1 | | C |
| F15 | PT42A | 1 | | T | PT51A | 1 | | T |
| D15 | PT43A | 1 | | T | PT52A | 1 | | T |

LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-20E/20SE | | | | | LFE2-35E/35SE | | | | |
|---------------|-------------------|------|----------------|--------------|-------------------|------|----------------|--------------|-----------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| L2 | NC | - | | | NC | - | | | |
| L1 | NC | - | | | NC | - | | | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| M2 | NC | - | | | NC | - | | | |
| M1 | NC | - | | | NC | - | | | |
| N2 | NC | - | | | NC | - | | | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| M8 | VCC | - | | | NC | - | | | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| N1 | PL12A | 7 | LDQ16 | | PL18A | 7 | LDQ22 | | |
| L8 | PL13A | 7 | LDQ16 | T | PL19A | 7 | LDQ22 | | T |
| K8 | PL13B | 7 | LDQ16 | C | PL19B | 7 | LDQ22 | | C |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| L6 | PL14A | 7 | LDQ16 | T (LVDS)* | PL20A | 7 | LDQ22 | | T (LVDS)* |
| K5 | PL14B | 7 | LDQ16 | C (LVDS)* | PL20B | 7 | LDQ22 | | C (LVDS)* |
| L7 | PL15A | 7 | LDQ16 | T | PL21A | 7 | LDQ22 | | T |
| L5 | PL15B | 7 | LDQ16 | C | PL21B | 7 | LDQ22 | | C |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| P1 | PL16A | 7 | LDQS16 | T (LVDS)* | PL22A | 7 | LDQS22 | | T (LVDS)* |
| P2 | PL16B | 7 | LDQ16 | C (LVDS)* | PL22B | 7 | LDQ22 | | C (LVDS)* |
| M6 | PL17A | 7 | LDQ16 | T | PL23A | 7 | LDQ22 | | T |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| N8 | PL17B | 7 | LDQ16 | C | PL23B | 7 | LDQ22 | | C |
| R1 | PL18A | 7 | LDQ16 | T (LVDS)* | PL24A | 7 | LDQ22 | | T (LVDS)* |
| R2 | PL18B | 7 | LDQ16 | C (LVDS)* | PL24B | 7 | LDQ22 | | C (LVDS)* |
| M7 | PL19A | 7 | PCLKT7_0/LDQ16 | T | PL25A | 7 | PCLKT7_0/LDQ22 | | T |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| N9 | PL19B | 7 | PCLKC7_0/LDQ16 | C | PL25B | 7 | PCLKC7_0/LDQ22 | | C |
| M4 | PL21A | 6 | PCLKT6_0/LDQ25 | T (LVDS)* | PL27A | 6 | PCLKT6_0/LDQ31 | | T (LVDS)* |
| M5 | PL21B | 6 | PCLKC6_0/LDQ25 | C (LVDS)* | PL27B | 6 | PCLKC6_0/LDQ31 | | C (LVDS)* |
| N7 | PL22A | 6 | VREF2_6/LDQ25 | T | PL28A | 6 | VREF2_6/LDQ31 | | T |
| P9 | PL22B | 6 | VREF1_6/LDQ25 | C | PL28B | 6 | VREF1_6/LDQ31 | | C |
| N3 | PL23A | 6 | LDQ25 | T (LVDS)* | PL29A | 6 | LDQ31 | | T (LVDS)* |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| N4 | PL23B | 6 | LDQ25 | C (LVDS)* | PL29B | 6 | LDQ31 | | C (LVDS)* |
| N5 | PL24A | 6 | LDQ25 | T | PL30A | 6 | LDQ31 | | T |
| P7 | PL24B | 6 | LDQ25 | C | PL30B | 6 | LDQ31 | | C |
| T1 | NC | - | | | PL31A | 6 | LDQS31 | | T (LVDS)* |
| GND | GNDIO6 | - | | | GNDIO6 | - | | | |
| T2 | NC | - | | | PL31B | 6 | LDQ31 | | C (LVDS)* |
| P8 | NC | - | | | PL32A | 6 | LDQ31 | | T |
| P6 | NC | - | | | PL32B | 6 | LDQ31 | | C |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| P5 | NC | - | | | PL33A | 6 | LDQ31 | | T (LVDS)* |
| P4 | NC | - | | | PL33B | 6 | LDQ31 | | C (LVDS)* |

LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-20E/20SE | | | | | LFE2-35E/35SE | | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| GND | GNDIO1 | - | | | GNDIO1 | - | | | |
| C15 | PT45B | 1 | | C | PT45B | 1 | | C | |
| A15 | PT45A | 1 | | T | PT45A | 1 | | T | |
| A13 | PT44B | 1 | | C | PT44B | 1 | | C | |
| B13 | PT44A | 1 | | T | PT44A | 1 | | T | |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| H17 | PT43B | 1 | | C | PT43B | 1 | | C | |
| H15 | PT43A | 1 | | T | PT43A | 1 | | T | |
| D13 | PT42B | 1 | | C | PT42B | 1 | | C | |
| C14 | PT42A | 1 | | T | PT42A | 1 | | T | |
| GND | GNDIO1 | - | | | GNDIO1 | - | | | |
| G14 | PT41B | 1 | | C | PT41B | 1 | | C | |
| E14 | PT41A | 1 | | T | PT41A | 1 | | T | |
| A12 | PT40B | 1 | | C | PT40B | 1 | | C | |
| B12 | PT40A | 1 | | T | PT40A | 1 | | T | |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F14 | PT39B | 1 | PCLKC1_0 | C | PT39B | 1 | PCLKC1_0 | C | |
| D14 | PT39A | 1 | PCLKT1_0 | T | PT39A | 1 | PCLKT1_0 | T | |
| H16 | XRES | 1 | | | XRES | 1 | | | |
| H14 | PT37B | 0 | PCLKC0_0 | C | PT37B | 0 | PCLKC0_0 | C | |
| GND | GNDIO0 | - | | | GNDIO0 | - | | | |
| H13 | PT37A | 0 | PCLKT0_0 | T | PT37A | 0 | PCLKT0_0 | T | |
| A11 | PT36B | 0 | | C | PT36B | 0 | | C | |
| B11 | PT36A | 0 | | T | PT36A | 0 | | T | |
| C13 | PT35B | 0 | | C | PT35B | 0 | | C | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| E13 | PT35A | 0 | | T | PT35A | 0 | | T | |
| D12 | PT34B | 0 | | C | PT34B | 0 | | C | |
| F13 | PT34A | 0 | | T | PT34A | 0 | | T | |
| A10 | PT33B | 0 | | C | PT33B | 0 | | C | |
| B10 | PT33A | 0 | | T | PT33A | 0 | | T | |
| C12 | PT32B | 0 | | C | PT32B | 0 | | C | |
| GND | GNDIO0 | - | | | GNDIO0 | - | | | |
| C10 | PT32A | 0 | | T | PT32A | 0 | | T | |
| G13 | PT31B | 0 | | C | PT31B | 0 | | C | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| H12 | PT31A | 0 | | T | PT31A | 0 | | T | |
| A9 | PT30B | 0 | | C | PT30B | 0 | | C | |
| B9 | PT30A | 0 | | T | PT30A | 0 | | T | |
| E12 | PT29B | 0 | | C | PT29B | 0 | | C | |
| G12 | PT29A | 0 | | T | PT29A | 0 | | T | |
| A8 | PT28B | 0 | | C | PT28B | 0 | | C | |
| B8 | PT28A | 0 | | T | PT28A | 0 | | T | |
| GND | GNDIO0 | - | | | GNDIO0 | - | | | |
| E11 | PT27B | 0 | | C | PT27B | 0 | | C | |
| C9 | PT27A | 0 | | T | PT27A | 0 | | T | |

LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-50E/SE | | | | | LFE2-70E/SE | | | | |
|-------------|-------------------|------|--------------------------|--------------|-------------------|------|--------------------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| U24 | PR63B | 3 | RLM0_GPLLIC_IN_A**/RDQ67 | C (LVDS)* | PR76B | 3 | RLM0_GPLLIC_IN_A**/RDQ80 | C (LVDS)* | |
| U25 | PR63A | 3 | RLM0_GPLLT_IN_A**/RDQ67 | T (LVDS)* | PR76A | 3 | RLM0_GPLLT_IN_A**/RDQ80 | T (LVDS)* | |
| R20 | RLM0_PLLCAP | 3 | | | RLM0_PLLCAP | 3 | | | |
| P18 | VCCPLL | 3 | | | VCCPLL | - | | | |
| T19 | PR61B | 3 | RLM0_GDLLC_FB_A/RDQ58 | C | PR74B | 3 | RLM0_GDLLC_FB_A/RDQ71 | C | |
| U20 | PR61A | 3 | RLM0_GDLLT_FB_A/RDQ58 | T | PR74A | 3 | RLM0_GDLLT_FB_A/RDQ71 | T | |
| GND | GNDIO3 | - | | | GNDIO3 | - | | | |
| T25 | PR60B | 3 | RLM0_GDLLC_IN_A**/RDQ58 | C (LVDS)* | PR73B | 3 | RLM0_GDLLC_IN_A**/RDQ71 | C (LVDS)* | |
| T26 | PR60A | 3 | RLM0_GDLLT_IN_A**/RDQ58 | T (LVDS)* | PR73A | 3 | RLM0_GDLLT_IN_A**/RDQ71 | T (LVDS)* | |
| T20 | PR59B | 3 | RDQ58 | C | PR72B | 3 | RDQ71 | C | |
| T22 | PR59A | 3 | RDQ58 | T | PR72A | 3 | RDQ71 | T | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| R26 | PR58B | 3 | RDQ58 | C (LVDS)* | PR71B | 3 | RDQ71 | C (LVDS)* | |
| R25 | PR58A | 3 | RDQS58 | T (LVDS)* | PR71A | 3 | RDQS71 | T (LVDS)* | |
| R22 | PR57B | 3 | RDQ58 | C | PR70B | 3 | RDQ71 | C | |
| GND | GNDIO3 | - | | | GNDIO3 | - | | | |
| T21 | PR57A | 3 | RDQ58 | T | PR70A | 3 | RDQ71 | T | |
| P26 | PR56B | 3 | RDQ58 | C (LVDS)* | PR69B | 3 | RDQ71 | C (LVDS)* | |
| P25 | PR56A | 3 | RDQ58 | T (LVDS)* | PR69A | 3 | RDQ71 | T (LVDS)* | |
| R24 | PR55B | 3 | RDQ58 | C | PR68B | 3 | RDQ71 | C | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| R23 | PR55A | 3 | RDQ58 | T | PR68A | 3 | RDQ71 | T | |
| P20 | PR54B | 3 | RDQ58 | C (LVDS)* | PR67B | 3 | RDQ71 | C (LVDS)* | |
| R19 | PR54A | 3 | RDQ58 | T (LVDS)* | PR67A | 3 | RDQ71 | T (LVDS)* | |
| P21 | PR53B | 3 | RDQ50 | C | PR66B | 3 | RDQ63 | C | |
| GND | GNDIO3 | - | | | GNDIO3 | - | | | |
| P19 | PR53A | 3 | RDQ50 | T | PR66A | 3 | RDQ63 | T | |
| P23 | PR52B | 3 | RDQ50 | C (LVDS)* | PR65B | 3 | RDQ63 | C (LVDS)* | |
| P22 | PR52A | 3 | RDQ50 | T (LVDS)* | PR65A | 3 | RDQ63 | T (LVDS)* | |
| N22 | PR51B | 3 | RDQ50 | C | PR64B | 3 | RDQ63 | C | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| R21 | PR51A | 3 | RDQ50 | T | PR64A | 3 | RDQ63 | T | |
| N26 | PR50B | 3 | RDQ50 | C (LVDS)* | PR63B | 3 | RDQ63 | C (LVDS)* | |
| N25 | PR50A | 3 | RDQS50 | T (LVDS)* | PR63A | 3 | RDQS63 | T (LVDS)* | |
| GND | GNDIO3 | - | | | GNDIO3 | - | | | |
| N19 | PR49B | 3 | RDQ50 | C | PR62B | 3 | RDQ63 | C | |
| N20 | PR49A | 3 | RDQ50 | T | PR62A | 3 | RDQ63 | T | |
| M26 | PR48B | 3 | RDQ50 | C (LVDS)* | PR61B | 3 | RDQ63 | C (LVDS)* | |
| M25 | PR48A | 3 | RDQ50 | T (LVDS)* | PR61A | 3 | RDQ63 | T (LVDS)* | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| N18 | PR47B | 3 | VREF2_3/RDQ50 | C | PR60B | 3 | VREF2_3/RDQ63 | C | |
| N21 | PR47A | 3 | VREF1_3/RDQ50 | T | PR60A | 3 | VREF1_3/RDQ63 | T | |
| L26 | PR46B | 3 | PCLKC3_0/RDQ50 | C (LVDS)* | PR59B | 3 | PCLKC3_0/RDQ63 | C (LVDS)* | |
| L25 | PR46A | 3 | PCLKT3_0/RDQ50 | T (LVDS)* | PR59A | 3 | PCLKT3_0/RDQ63 | T (LVDS)* | |
| N24 | PR44B | 2 | PCLKC2_0/RDQ41 | C | PR57B | 2 | PCLKC2_0/RDQ54 | C | |
| M23 | PR44A | 2 | PCLKT2_0/RDQ41 | T | PR57A | 2 | PCLKT2_0/RDQ54 | T | |

LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| AJ6 | PB16A | 5 | BDQ15 | T |
| AK6 | PB16B | 5 | BDQ15 | C |
| VCCIO | VCCIO5 | 5 | | |
| GND | GNDIO5 | - | | |
| AD10 | PB29A | 5 | BDQ33 | T |
| AF10 | PB29B | 5 | BDQ33 | C |
| AC11 | PB30A | 5 | BDQ33 | T |
| AD11 | PB30B | 5 | BDQ33 | C |
| AG9 | PB31A | 5 | BDQ33 | T |
| AH9 | PB31B | 5 | BDQ33 | C |
| VCCIO | VCCIO5 | 99 | | |
| AE11 | PB32A | 5 | BDQ33 | T |
| AG10 | PB32B | 5 | BDQ33 | C |
| GND | GNDIO5 | - | | |
| AJ9 | PB33A | 5 | BDQS33 | T |
| AK9 | PB33B | 5 | BDQ33 | C |
| AF11 | PB34A | 5 | BDQ33 | T |
| AH10 | PB34B | 5 | BDQ33 | C |
| AC12 | PB35A | 5 | BDQ33 | T |
| AE12 | PB35B | 5 | BDQ33 | C |
| VCCIO | VCCIO5 | 5 | | |
| AD12 | PB36A | 5 | BDQ33 | T |
| AF12 | PB36B | 5 | BDQ33 | C |
| AJ10 | PB37A | 5 | BDQ33 | T |
| AK10 | PB37B | 5 | BDQ33 | C |
| GND | GNDIO5 | - | | |
| AG11 | PB38A | 5 | BDQ42 | T |
| AH11 | PB38B | 5 | BDQ42 | C |
| AE13 | PB39A | 5 | BDQ42 | T |
| AC13 | PB39B | 5 | BDQ42 | C |
| AF13 | PB40A | 5 | BDQ42 | T |
| VCCIO | VCCIO5 | 5 | | |
| AD13 | PB40B | 5 | BDQ42 | C |
| AJ11 | PB41A | 5 | BDQ42 | T |
| AK11 | PB41B | 5 | BDQ42 | C |
| AD14 | PB42A | 5 | BDQS42 | T |
| GND | GNDIO5 | - | | |
| AC14 | PB42B | 5 | BDQ42 | C |
| AG12 | PB43A | 5 | BDQ42 | T |
| AE14 | PB43B | 5 | BDQ42 | C |
| AJ12 | PB44A | 5 | BDQ42 | T |
| VCCIO | VCCIO5 | 5 | | |
| AK12 | PB44B | 5 | BDQ42 | C |

LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| E27 | NC | - | | |
| E28 | NC | - | | |
| E29 | NC | - | | |
| E3 | NC | - | | |
| E30 | NC | - | | |
| E4 | NC | - | | |
| E5 | NC | - | | |
| E6 | NC | - | | |
| F25 | NC | - | | |
| F5 | NC | - | | |
| F6 | NC | - | | |
| G6 | NC | - | | |
| G7 | NC | - | | |
| K10 | NC | - | | |
| K9 | NC | - | | |
| N27 | NC | - | | |
| N4 | NC | - | | |
| R1 | NC | - | | |
| R2 | NC | - | | |
| V27 | NC | - | | |
| V4 | NC | - | | |
| P22 | VCCPLL | - | | |
| P8 | VCCPLL | - | | |
| T22 | VCCPLL | - | | |
| Y7 | VCCPLL | - | | |

* Supports true LVDS. Other differential signals must be emulated with external resistors.

** These dedicated input pins can be used for GPLLs or GDLLs within the respective quadrant.

***Due to packaging bond out option, this DQS does not have all the necessary DQ pins bonded out for a full 8-bit data width.

Note: VCCIO and GND pads are used to determine the average DC current drawn by I/Os between GND/VCCIO connections, or between the last GND/VCCIO in an I/O bank and the end of an I/O bank. The substrate pads listed in the Pin Table do not necessarily have a one to one connection with a package ball or pin.

LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2M35E/SE | | | | | LFE2M50E/SE | | | | |
|-------------|------------------------------|------|------------------------|--------------|---------------------------|------|------------------|--------------|----|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| K19 | PR16A | 2 | RDQ15 | T | PR19A | 2 | | | T |
| G24 | PR15B | 2 | RDQ15 | C (LVDS)* | PR18B | 2 | | | C* |
| G23 | PR15A | 2 | RDQS15 | T (LVDS)* | PR18A | 2 | | | T* |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | | |
| J18 | PR14B | 2 | RDQ15 | C | PR14B | 2 | | | C |
| F22 | PR14A | 2 | RDQ15 | T | PR14A | 2 | | | T |
| - | - | - | | | VCCIO2 | 2 | | | |
| F23 | PR13B | 2 | RDQ15 | C (LVDS)* | PR13B | 2 | | | C* |
| F24 | PR13A | 2 | RDQ15 | T (LVDS)* | PR13A | 2 | | | T* |
| VCCIO | VCCIO2 | 2 | | | - | - | | | |
| H20 | PR12B | 2 | RUM0_SPLL_C_FB_A/RDQ15 | C | PR12B | 2 | RUM0_SPLL_C_FB_A | C | |
| - | - | - | | | GNDIO2 | - | | | |
| F21 | PR12A | 2 | RUM0_SPLLT_FB_A/RDQ15 | T | PR12A | 2 | RUM0_SPLLT_FB_A | T | |
| G26 | PR11B | 2 | RUM0_SPLL_IN_A/RDQ15 | C (LVDS)* | PR11B | 2 | RUM0_SPLL_IN_A | C* | |
| F26 | PR11A | 2 | RUM0_SPLLT_IN_A/RDQ15 | T (LVDS)* | PR11A | 2 | RUM0_SPLLT_IN_A | T* | |
| - | - | - | | | VCCIO2 | 2 | | | |
| E24 | PR9B | 2 | VREF2_2 | C | PR9B | 2 | VREF2_2 | C | |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | | |
| E23 | PR9A | 2 | VREF1_2 | T | PR9A | 2 | VREF1_2 | T | |
| VCCIO | VCCIO4 | 4 | | | VCCIO2 | 2 | | | |
| H19 | XRES | - | | | XRES | - | | | |
| C25 | URC_SQ_VCCR _{X0} | 12 | | | URC_SQ_VCCR _{X0} | 12 | | | |
| A24 | URC_SQ_HDINP0 | 12 | | T | URC_SQ_HDINP0 | 12 | | | T |
| B25 | URC_SQ_VCCIB0 | 12 | | | URC_SQ_VCCIB0 | 12 | | | |
| B24 | URC_SQ_HDINN0 | 12 | | C | URC_SQ_HDINN0 | 12 | | | C |
| C22 | URC_SQ_VCCTX0 | 12 | | | URC_SQ_VCCTX0 | 12 | | | |
| A21 | URC_SQ_HDOUT _{P0} | 12 | | T | URC_SQ_HDOUTP0 | 12 | | | T |
| A22 | URC_SQ_VCCOB ₀ | 12 | | | URC_SQ_VCCOB0 | 12 | | | |
| B21 | URC_SQ_HDOUT _{N0} | 12 | | C | URC_SQ_HDOUTN0 | 12 | | | C |
| C21 | URC_SQ_VCCTX1 | 12 | | | URC_SQ_VCCTX1 | 12 | | | |
| B20 | URC_SQ_HDOUT _{N1} | 12 | | C | URC_SQ_HDOUTN1 | 12 | | | C |
| C20 | URC_SQ_VCCOB ₁ | 12 | | | URC_SQ_VCCOB1 | 12 | | | |
| A20 | URC_SQ_HDOUT _{P1} | 12 | | T | URC_SQ_HDOUTP1 | 12 | | | T |
| C24 | URC_SQ_VCCR _{X1} | 12 | | | URC_SQ_VCCR _{X1} | 12 | | | |
| B23 | URC_SQ_HDINN1 | 12 | | C | URC_SQ_HDINN1 | 12 | | | C |
| C23 | URC_SQ_VCCIB1 | 12 | | | URC_SQ_VCCIB1 | 12 | | | |
| A23 | URC_SQ_HDINP1 | 12 | | T | URC_SQ_HDINP1 | 12 | | | T |
| B19 | URC_SQ_VCCAUX _{X33} | 12 | | | URC_SQ_VCCAUX33 | 12 | | | |
| E19 | URC_SQ_REFCLK _N | 12 | | C | URC_SQ_REFCLKN | 12 | | | C |
| D19 | URC_SQ_REFCLK _P | 12 | | T | URC_SQ_REFCLKP | 12 | | | T |
| C19 | URC_SQ_VCCP | 12 | | | URC_SQ_VCCP | 12 | | | |
| A15 | URC_SQ_HDINP2 | 12 | | T | URC_SQ_HDINP2 | 12 | | | T |

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | | |
|-------------|-------------------|------|----------------|--------------|-------------------|------|----------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| AC15 | PB27B | 5 | BDQ24 | C | PB42B | 5 | BDQ42 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| GNDIO | GNDIO5 | - | | | GNDIO5 | - | | | |
| AD15 | PB38A | 5 | BDQ42 | T | PB47A | 5 | BDQ51 | T | |
| AF15 | PB38B | 5 | BDQ42 | C | PB47B | 5 | BDQ51 | C | |
| AG10 | PB39A | 5 | BDQ42 | T | PB48A | 5 | BDQ51 | T | |
| AG9 | PB39B | 5 | BDQ42 | C | PB48B | 5 | BDQ51 | C | |
| AH14 | PB40A | 5 | BDQ42 | T | PB49A | 5 | BDQ51 | T | |
| AG12 | PB40B | 5 | BDQ42 | C | PB49B | 5 | BDQ51 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AG15 | PB41A | 5 | BDQ42 | T | PB50A | 5 | BDQ51 | T | |
| AG13 | PB41B | 5 | BDQ42 | C | PB50B | 5 | BDQ51 | C | |
| GNDIO | GNDIO5 | - | | | GNDIO5 | - | | | |
| AF16 | PB42A | 5 | BDQS42 | T | PB51A | 5 | BDQS51 | T | |
| AH15 | PB42B | 5 | BDQ42 | C | PB51B | 5 | BDQ51 | C | |
| AC16 | PB43A | 5 | VREF2_5/BDQ42 | T | PB52A | 5 | VREF2_5/BDQ51 | T | |
| AE16 | PB43B | 5 | VREF1_5/BDQ42 | C | PB52B | 5 | VREF1_5/BDQ51 | C | |
| AG11 | PB44A | 5 | PCLKT5_0/BDQ42 | T | PB53A | 5 | PCLKT5_0/BDQ51 | T | |
| AF11 | PB44B | 5 | PCLKC5_0/BDQ42 | C | PB53B | 5 | PCLKC5_0/BDQ51 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| GNDIO | GNDIO5 | - | | | GNDIO5 | - | | | |
| AJ14 | PB49A | 4 | PCLKT4_0/BDQ51 | T | PB58A | 4 | PCLKT4_0/BDQ60 | T | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AK14 | PB49B | 4 | PCLKC4_0/BDQ51 | C | PB58B | 4 | PCLKC4_0/BDQ60 | C | |
| AK15 | PB50A | 4 | VREF2_4/BDQ51 | T | PB59A | 4 | VREF2_4/BDQ60 | T | |
| AK16 | PB50B | 4 | VREF1_4/BDQ51 | C | PB59B | 4 | VREF1_4/BDQ60 | C | |
| AF18 | PB51A | 4 | BDQS51 | T | PB60A | 4 | BDQS60 | T | |
| GNDIO | GNDIO4 | - | | | GNDIO4 | - | | | |
| AD16 | PB51B | 4 | BDQ51 | C | PB60B | 4 | BDQ60 | C | |
| AJ15 | PB52A | 4 | BDQ51 | T | PB61A | 4 | BDQ60 | T | |
| AG16 | PB52B | 4 | BDQ51 | C | PB61B | 4 | BDQ60 | C | |
| AE17 | PB53A | 4 | BDQ51 | T | PB62A | 4 | BDQ60 | T | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AC17 | PB53B | 4 | BDQ51 | C | PB62B | 4 | BDQ60 | C | |
| AH16 | PB54A | 4 | BDQ51 | T | PB63A | 4 | BDQ60 | T | |
| AK17 | PB54B | 4 | BDQ51 | C | PB63B | 4 | BDQ60 | C | |
| AG20 | PB55A | 4 | BDQ51 | T | PB64A | 4 | BDQ60 | T | |
| GNDIO | GNDIO4 | - | | | GNDIO4 | - | | | |
| AG21 | PB55B | 4 | BDQ51 | C | PB64B | 4 | BDQ60 | C | |
| AG18 | PB56A | 4 | BDQ60 | T | PB65A | 4 | BDQ69 | T | |
| AJ16 | PB56B | 4 | BDQ60 | C | PB65B | 4 | BDQ69 | C | |
| AF21 | PB57A | 4 | BDQ60 | T | PB66A | 4 | BDQ69 | T | |
| AG22 | PB57B | 4 | BDQ60 | C | PB66B | 4 | BDQ69 | C | |
| AD17 | PB58A | 4 | BDQ60 | T | PB67A | 4 | BDQ69 | T | |
| AF19 | PB58B | 4 | BDQ60 | C | PB67B | 4 | BDQ69 | C | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| GNDIO | GNDIO4 | - | | | GNDIO4 | - | | | |
| AH17 | PB62A | 4 | BDQ60 | T | PB71A | 4 | BDQ69 | T | |

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| K13 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| D17 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| E22 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| E25 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F19 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| K18 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| K19 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F28 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| J25 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| K28 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| M21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| M24 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| N21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| N28 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| P21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| R25 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| AA28 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AB25 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AE28 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| T25 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| U21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| V21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| V28 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| W21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| W24 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AA18 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AA19 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AE19 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AF22 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AG17 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AG25 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AA12 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AA13 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AE12 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AF9 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AG14 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AG6 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AA3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| AB6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| AE3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| T6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| U10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| V10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| V3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| W10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| W7 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| F3 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| J6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |

LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M100E/SE | | | | |
|--------------|-------------------|------|-------------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| VCCIO | VCCIO3 | 3 | | |
| T22 | PR69A | 3 | RDQ72 | T |
| T29 | PR68B | 3 | RDQ72 | C (LVDS)* |
| T28 | PR68A | 3 | RDQ72 | T (LVDS)* |
| R23 | PR66B | 3 | RLM4_SPLLC_FB_A/RDQ63 | C |
| GNDIO | GNDIO3 | - | | |
| - | - | - | | |
| R22 | PR66A | 3 | RLM4_SPLL_T_F_B_A/RDQ63 | T |
| P30 | PR65B | 3 | RLM4_SPLLC_IN_A/RDQ63 | C (LVDS)* |
| R29 | PR65A | 3 | RLM4_SPLL_T_IN_A/RDQ63 | T (LVDS)* |
| T27 | PR64B | 3 | RDQ63 | C |
| VCCIO | VCCIO3 | 3 | | |
| T26 | PR64A | 3 | RDQ63 | T |
| GNDIO | GNDIO3 | - | | |
| N30 | PR61B | 3 | RDQ63 | C (LVDS)* |
| N29 | PR61A | 3 | RDQ63 | T (LVDS)* |
| VCCIO | VCCIO3 | 3 | | |
| R27 | PR60B | 3 | VREF2_3/RDQ63 | C |
| R28 | PR60A | 3 | VREF1_3/RDQ63 | T |
| P29 | PR59B | 3 | PCLKC3_0/RDQ63 | C (LVDS)* |
| P28 | PR59A | 3 | PCLKT3_0/RDQ63 | T (LVDS)* |
| M30 | PR57B | 2 | PCLKC2_0/RDQ54 | C |
| M29 | PR57A | 2 | PCLKT2_0/RDQ54 | T |
| GNDIO | GNDIO2 | - | | |
| P23 | PR56B | 2 | RDQ54 | C (LVDS)* |
| P24 | PR56A | 2 | RDQ54 | T (LVDS)* |
| R26 | PR55B | 2 | RDQ54 | C |
| P27 | PR55A | 2 | RDQ54 | T |
| VCCIO | VCCIO2 | 2 | | |
| P25 | PR54B | 2 | RDQ54 | C (LVDS)* |
| P26 | PR54A | 2 | RDQS54 | T (LVDS)* |
| K30 | PR53B | 2 | RDQ54 | C |
| GNDIO | GNDIO2 | - | | |
| K29 | PR53A | 2 | RDQ54 | T |
| N22 | PR52B | 2 | RDQ54 | C (LVDS)* |
| P22 | PR52A | 2 | RDQ54 | T (LVDS)* |
| J30 | PR51B | 2 | RUM3_SPLLC_FB_A/RDQ54 | C |
| VCCIO | VCCIO2 | 2 | | |
| J29 | PR51A | 2 | RUM3_SPLL_T_F_B_A/RDQ54 | T |
| N24 | PR50B | 2 | RUM3_SPLLC_IN_A/RDQ54 | C (LVDS)* |
| N23 | PR50A | 2 | RUM3_SPLL_T_IN_A/RDQ54 | T (LVDS)* |
| N25 | PR48B | 2 | RDQ45 | C |
| N26 | PR48A | 2 | RDQ45 | T |

LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

| LFE2M70E/SE | | | | LFE2M100E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| F19 | PT59B | 1 | | C | PT68B | 1 | | C |
| D18 | PT59A | 1 | | T | PT68A | 1 | | T |
| L18 | NC | - | | | PT67B | 1 | | C |
| K19 | NC | - | | | PT67A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| A18 | PT57B | 1 | VREF2_1 | C | PT66B | 1 | VREF2_1 | C |
| B18 | PT57A | 1 | VREF1_1 | T | PT66A | 1 | VREF1_1 | T |
| G18 | PT56B | 1 | PCLKC1_0 | C | PT65B | 1 | PCLKC1_0 | C |
| E18 | PT56A | 1 | PCLKT1_0 | T | PT65A | 1 | PCLKT1_0 | T |
| F18 | PT55B | 0 | PCLKC0_0 | C | PT64B | 0 | PCLKC0_0 | C |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | |
| G19 | PT55A | 0 | PCLKT0_0 | T | PT64A | 0 | PCLKT0_0 | T |
| H18 | PT54B | 0 | VREF2_0 | C | PT63B | 0 | VREF2_0 | C |
| K18 | PT54A | 0 | VREF1_0 | T | PT63A | 0 | VREF1_0 | T |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| J18 | PT53B | 0 | | C | PT60B | 0 | | C |
| L17 | PT53A | 0 | | T | PT60A | 0 | | T |
| G17 | PT52B | 0 | | C | PT59B | 0 | | C |
| - | - | - | | | GNDIO0 | - | | |
| J17 | PT52A | 0 | | T | PT59A | 0 | | T |
| H17 | PT51B | 0 | | C | PT58B | 0 | | C |
| - | - | - | | | VCCIO0 | 0 | | |
| K17 | PT51A | 0 | | T | PT58A | 0 | | T |
| B17 | PT50B | 0 | | C | PT57B | 0 | | C |
| GNDIO | GNDIO0 | - | | | - | - | | |
| A17 | PT50A | 0 | | T | PT57A | 0 | | T |
| D17 | PT49B | 0 | | C | PT56B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | | - | - | | |
| F17 | PT49A | 0 | | T | PT56A | 0 | | T |
| B16 | PT48B | 0 | | C | PT55B | 0 | | C |
| A16 | PT48A | 0 | | T | PT55A | 0 | | T |
| - | - | - | | | GNDIO0 | - | | |
| - | - | - | | | VCCIO0 | 0 | | |
| E17 | PT47B | 0 | | C | PT52B | 0 | | C |
| C17 | PT47A | 0 | | T | PT52A | 0 | | T |
| K16 | PT46B | 0 | | C | PT51B | 0 | | C |
| J15 | PT46A | 0 | | T | PT51A | 0 | | T |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | |
| G16 | PT45B | 0 | | C | PT50B | 0 | | C |
| H15 | PT45A | 0 | | T | PT50A | 0 | | T |
| A15 | PT44B | 0 | | C | PT49B | 0 | | C |
| B15 | PT44A | 0 | | T | PT49A | 0 | | T |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| L16 | PT43B | 0 | | C | PT48B | 0 | | C |
| K15 | PT43A | 0 | | T | PT48A | 0 | | T |
| F16 | PT42B | 0 | | C | PT47B | 0 | | C |
| E16 | PT42A | 0 | | T | PT47A | 0 | | T |
| E15 | PT41B | 0 | | C | PT46B | 0 | | C |



Ordering Information
LatticeECP2/M Family Data Sheet

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|--------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2M100E-5FN1152C | 520 | 1.2V | -5 | Lead-Free fpBGA | 1152 | COM | 100 |
| LFE2M100E-6FN1152C | 520 | 1.2V | -6 | Lead-Free fpBGA | 1152 | COM | 100 |
| LFE2M100E-7FN1152C | 520 | 1.2V | -7 | Lead-Free fpBGA | 1152 | COM | 100 |
| LFE2M100E-5FN900C | 416 | 1.2V | -5 | Lead-Free fpBGA | 900 | COM | 100 |
| LFE2M100E-6FN900C | 416 | 1.2V | -6 | Lead-Free fpBGA | 900 | COM | 100 |
| LFE2M100E-7FN900C | 416 | 1.2V | -7 | Lead-Free fpBGA | 900 | COM | 100 |

Industrial

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2M20E-5FN484I | 304 | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 20 |
| LFE2M20E-6FN484I | 304 | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 20 |
| LFE2M20E-5FN256I | 140 | 1.2V | -5 | Lead-Free fpBGA | 256 | IND | 20 |
| LFE2M20E-6FN256I | 140 | 1.2V | -6 | Lead-Free fpBGA | 256 | IND | 20 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2M35E-5FN672I | 410 | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 35 |
| LFE2M35E-6FN672I | 410 | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 35 |
| LFE2M35E-5FN484I | 303 | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 35 |
| LFE2M35E-6FN484I | 303 | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 35 |
| LFE2M35E-5FN256I | 140 | 1.2V | -5 | Lead-Free fpBGA | 256 | IND | 35 |
| LFE2M35E-6FN256I | 140 | 1.2V | -6 | Lead-Free fpBGA | 256 | IND | 35 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2M50E-5FN900I | 410 | 1.2V | -5 | Lead-Free fpBGA | 900 | Ind | 50 |
| LFE2M50E-6FN900I | 410 | 1.2V | -6 | Lead-Free fpBGA | 900 | Ind | 50 |
| LFE2M50E-5FN672I | 372 | 1.2V | -5 | Lead-Free fpBGA | 672 | Ind | 50 |
| LFE2M50E-6FN672I | 372 | 1.2V | -6 | Lead-Free fpBGA | 672 | Ind | 50 |
| LFE2M50E-5FN484I | 270 | 1.2V | -5 | Lead-Free fpBGA | 484 | Ind | 50 |
| LFE2M50E-6FN484I | 270 | 1.2V | -6 | Lead-Free fpBGA | 484 | Ind | 50 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2M70E-5FN1152I | 436 | 1.2V | -5 | Lead-Free fpBGA | 1152 | Ind | 70 |
| LFE2M70E-6FN1152I | 436 | 1.2V | -6 | Lead-Free fpBGA | 1152 | Ind | 70 |
| LFE2M70E-5FN900I | 416 | 1.2V | -5 | Lead-Free fpBGA | 900 | Ind | 70 |
| LFE2M70E-6FN900I | 416 | 1.2V | -6 | Lead-Free fpBGA | 900 | Ind | 70 |

| Date | Version | Section | Change Summary |
|------------------------|-----------------|----------------------------------|---|
| August 2006 (cont.) | 01.1 (cont.) | Pinout Information (cont.) | Added Information on: Available Device Resources per Packaged Device table. |
| | | Ordering Information | Updated ordering part number table to include ECP2-12. |
| | | | Updated topside mark drawing. |
| September 2006 | 02.0 | Multiple | Added information regarding LatticeECP2M support throughout. |
| September 2006 | 02.1 | DC and Switching Characteristics | Added Receiver Total Jitter Tolerance Specification table. |
| | | | Removed power-up requirements for proper configuration footnote in Recommended Operating Conditions table. |
| December 2006 | 02.2 | Introduction | LatticeECP2M Selection Guide table has been updated. |
| | | Architecture | Figure 2-16. Per Region Secondary Clock Selection has been updated. |
| | | | Figure 2-39. Simplified Channel Block Diagram for SERDES and PCS has been updated. |
| | | DC and Switching | Footnotes have been added to Recommended Operating Conditions. |
| | | | DC Electrical Characteristics table has been updated. |
| | | | Supply Current (Standby) tables have been updated. |
| | | | Initialization Supply Current table have been updated. |
| | | | Updated timing numbers to include LFE2-12E (rev A 0.08). |
| | | Pinout Information | Updated to include the entire ECP2 device information as well as 256-fpBGA and 484-fpBGA pin information for the ECP2M35E. |
| | | Ordering Information | Updated to include the entire ECP2 and ECP2M device ordering information. |
| February 2007 | 02.3 | Architecture | Updated EBR Asynchronous Reset section. |
| March 2007 | 02.4 | DC and Switching Characteristics | Power-sequencing footnotes have been added to the Recommended Operating Conditions. DDR2 performance has been updated to 266MHz. |
| March 2007 | 02.5 | Introduction | Added "Security Series" to the LatticeECP2 and LatticeECP2M families. |
| | | Architecture | Enhanced Configuration Option section updated. |
| | | DC and Switching | Recommended Operating Conditions table - footnote 4 updated. |
| | | Ordering Information | "Security Series" ordering part numbers added. |
| April 2007 | 02.6 | Introduction | LatticeECP2M family table has been updated for user I/O counts. |
| | | Ordering Information | LatticeECP2M family ordering part number section has been updated to add 1152-fpBGA package for the ECP2M70 and ECP2M100. |
| July 2007 | 02.7 | Architecture | Updated text in Ripple Mode section. |
| | | DC and Switching | ECP2/M Supply Current information has been updated. Typical Building Block Function Performance, External Switching Characteristics, Internal Switching Characteristics, Family Timing Adders, sysCLOCK GPLL Timing, sysCLOCK SPLL Timing, DLL Timing and sysCONFIG Port Timing Specifications have been updated (timing rev. A 0.10). SERDES timing information has been updated. PCI Express timing information has been updated. |
| | | Pinout Information | Added LatticeECP2M20 pinout information. |
| August 2007 | 02.8 | Introduction | 1156-fpBGA package option has been removed from the LatticeECP2M family. |
| | | Architecture | Table 2-16. Selectable Master Clock (CCLK) Frequencies During Configuration table has been updated. |
| | | DC and Switching | Supply Current (Standby) table has been updated. |
| | | | DSP Function timing has been updated. |