



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 2625 |
| Number of Logic Elements/Cells | 21000 |
| Total RAM Bits | 282624 |
| Number of I/O | 331 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 484-BBGA |
| Supplier Device Package | 484-FPBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2-20se-6fn484i |

Features

- **High Logic Density for System Integration**
 - 6K to 95K LUTs
 - 90 to 583 I/Os
- **Embedded SERDES (LatticeECP2M Only)**
 - Data Rates 250 Mbps to 3.125 Gbps
 - Up to 16 channels per device
PCI Express, Ethernet (1GbE, SGMII), OBSAI, CPRI and Serial RapidIO.
- **sysDSP™ Block**
 - 3 to 42 blocks for high performance multiply and accumulate
 - Each block supports
 - One 36x36, four 18x18 or eight 9x9 multipliers
- **Flexible Memory Resources**
 - 55Kbits to 5308Kbits sysMEM™ Embedded Block RAM (EBR)
 - 18Kbit block
 - Single, pseudo dual and true dual port
 - Byte Enable Mode support
 - 12K to 202Kbits distributed RAM
 - Single port and pseudo dual port
- **sysCLOCK Analog PLLs and DLLs**
 - Two GPLLs and up to six SPLLs per device
 - Clock multiply, divide, phase & delay adjust
 - Dynamic PLL adjustment
 - Two general purpose DLLs per device
- **Pre-Engineered Source Synchronous I/O**
 - DDR registers in I/O cells
 - Dedicated gearing logic
 - Source synchronous standards support
 - SPI4.2, SF14 (DDR Mode), XGMII
 - High Speed ADC/DAC devices
 - Dedicated DDR and DDR2 memory support
 - DDR1: 400 (200MHz) / DDR2: 533 (266MHz)
 - Dedicated DQS support
- **Programmable sysI/O™ Buffer Supports Wide Range Of Interfaces**
 - LVTTTL and LVCMOS 33/25/18/15/12
 - SSTL 3/2/18 I, II
 - HSTL15 I and HSTL18 I, II
 - PCI and Differential HSTL, SSTL
 - LVDS, RSDS, Bus-LVDS, MLVDS, LVPECL
- **Flexible Device Configuration**
 - 1149.1 Boundary Scan compliant
 - Dedicated bank for configuration I/Os
 - SPI boot flash interface
 - Dual boot images supported
 - TransFR™ I/O for simple field updates
 - Soft Error Detect macro embedded
- **Optional Bitstream Encryption (LatticeECP2/M “S” Versions Only)**
- **System Level Support**
 - ispTRACY™ internal logic analyzer capability
 - On-chip oscillator for initialization & general use
 - 1.2V power supply

Table 1-1. LatticeECP2 (Including “S-Series”) Family Selection

| Device | ECP2-6 | ECP2-12 | ECP2-20 | ECP2-35 | ECP2-50 | ECP2-70 |
|--------------------------------------|--------|---------|---------|---------|---------|---------|
| LUTs (K) | 6 | 12 | 21 | 32 | 48 | 68 |
| Distributed RAM (Kbits) | 12 | 24 | 42 | 64 | 96 | 136 |
| EBR SRAM (Kbits) | 55 | 221 | 276 | 332 | 387 | 1032 |
| EBR SRAM Blocks | 3 | 12 | 15 | 18 | 21 | 60 |
| sysDSP Blocks | 3 | 6 | 7 | 8 | 18 | 22 |
| 18x18 Multipliers | 12 | 24 | 28 | 32 | 72 | 88 |
| GPLL + SPLL + DLL | 2+0+2 | 2+0+2 | 2+0+2 | 2+0+2 | 2+2+2 | 2+4+2 |
| Maximum Available I/O | 190 | 297 | 402 | 450 | 500 | 583 |
| Packages and I/O Combinations | | | | | | |
| 144-pin TQFP (20 x 20 mm) | 90 | 93 | | | | |
| 208-pin PQFP (28 x 28 mm) | | 131 | 131 | | | |
| 256-ball fpBGA (17 x 17 mm) | 190 | 193 | 193 | | | |
| 484-ball fpBGA (23 x 23 mm) | | 297 | 331 | 331 | 339 | |
| 672-ball fpBGA (27 x 27 mm) | | | 402 | 450 | 500 | 500 |
| 900-ball fpBGA (31 x 31 mm) | | | | | | 583 |

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

for checking soft errors (SED) in SRAM. SED can be run on a programmed device when the user logic is not active. If a soft error occurs, during user mode (normal operation) the device can be programmed to either reload from a known good boot image or generate an error signal.

For further information about Soft Error Detect (SED) support, please see the list of additional technical documentation at the end of this data sheet.

External Resistor

LatticeECP2/M devices require a single external, 10K ohm $\pm 1\%$ value between the XRES pin and ground. Device configuration will not be completed if this resistor is missing. There is no boundary scan register on the external resistor pad.

On-Chip Oscillator

Every LatticeECP2/M device has an internal CMOS oscillator which is used to derive a Master Clock for configuration. The oscillator and the Master Clock run continuously and are available to user logic after configuration is completed. The software default value of the Master Clock is 2.5MHz. Table 2-16 lists all the available Master Configuration Clock frequencies for normal non-encrypted mode and encrypted mode. When a different Master Clock is selected during the design process, the following sequence takes place:

1. Device powers up with a Master Clock frequency of 3.1MHz.
2. During configuration, users select a different master clock frequency.
3. The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.
4. If the user does not select a master clock frequency, then the configuration bitstream defaults to the Master Clock frequency of 2.5MHz.

This internal CMOS oscillator is available to the user by routing it as an input clock to the clock tree. For further information about the use of this oscillator for configuration or user mode, please see the list of additional technical documentation at the end of this data sheet.

Table 2-16. Selectable Master Clock (CCLK) Frequencies During Configuration

| Non-Encrypted Mode CCLK (MHz) | | | Encrypted Mode CCLK (MHz) |
|-------------------------------|------|-------|---------------------------|
| 2.5 ¹ | 13.0 | 45.0 | 2.5 ¹ |
| 4.3 | 15.0 | 55.0 | 5.4 |
| 5.4 | 20.0 | 60.0 | 10.0 |
| 6.9 | 26.0 | — | — |
| 8.1 | 30.0 | — | — |
| 9.2 | 34.0 | — | — |
| 10.0 | 41.0 | 130.0 | — |

1. Software default frequency.

Density Shifting

The LatticeECP2/M family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likelihood of success in each case. Design migration between LatticeECP2 and LatticeECP2M families is not possible. For specific requirements relating to sysCONFIG pins of the ECP2M50, M70 and M100, see the Logic Signal Connections tables.

LatticeECP2/M External Switching Characteristics⁹ (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Device | -7 | | -6 | | -5 | | Units |
|--|--|---------|-------|-------|-------|-------|-------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{HPLL} | Clock to Data Hold - PIO Input Register | LFE2-6 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2-12 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2-20 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2-35 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2-50 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2-70 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2M20 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2M35 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2M50 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | LFE2M70 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| LFE2M100 | 1.00 | — | 1.20 | — | 1.40 | — | ns | | |
| t _{SU_DELPLL} | Clock to Data Setup - PIO Input Register with Data Input Delay | LFE2-6 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2-12 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2-20 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2-35 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2-50 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2-70 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2M20 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2M35 | 1.80 | — | 2.00 | — | 2.20 | — | ns |
| | | LFE2M50 | 1.90 | — | 2.10 | — | 2.30 | — | ns |
| | | LFE2M70 | 1.90 | — | 2.10 | — | 2.30 | — | ns |
| LFE2M100 | 2.00 | — | 2.20 | — | 2.40 | — | ns | | |
| t _{H_DELPLL} | Clock to Data Hold - PIO Input Register with Input Data Delay | LFE2-6 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-12 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-20 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-35 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-50 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-70 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M20 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M35 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M50 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M70 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| LFE2M100 | 0.00 | — | 0.00 | — | 0.00 | — | ns | | |
| DDR I/O Pin Parameters² | | | | | | | | | |
| t _{DVADQ} | Data Valid After DQS (DDR Read) | ECP2/M | — | 0.225 | — | 0.225 | — | 0.225 | UI |
| t _{DVEDQ} | Data Hold After DQS (DDR Read) | ECP2/M | 0.640 | — | 0.640 | — | 0.640 | — | UI |
| t _{DQVBS} | Data Valid Before DQS (DDR Write) | ECP2/M | 0.250 | — | 0.250 | — | 0.250 | — | UI |
| t _{DQVAS} | Data Valid After DQS (DDR Write) | ECP2/M | 0.250 | — | 0.250 | — | 0.250 | — | UI |
| f _{MAX_DDR} | DDR Clock Frequency ⁶ | ECP2/M | 95 | 200 | 95 | 166 | 95 | 133 | MHz |
| DDR2 I/O Pin Parameters³ | | | | | | | | | |
| t _{DVADQ} | Data Valid After DQS (DDR Read) | ECP2/M | — | 0.225 | — | 0.225 | — | 0.225 | UI |
| t _{DVEDQ} | Data Hold After DQS (DDR Read) | ECP2/M | 0.640 | — | 0.640 | — | 0.640 | — | UI |

LatticeECP2/M Family Timing Adders^{1, 2, 3} (Continued)
Over Recommended Operating Conditions

| Buffer Type | Description | -7 | -6 | -5 | Units |
|----------------|--|------|------|------|-------|
| LVC MOS25_4mA | LVC MOS 2.5 4mA drive, slow slew rate | 2.18 | 2.26 | 2.33 | ns |
| LVC MOS25_8mA | LVC MOS 2.5 8mA drive, slow slew rate | 2.19 | 2.35 | 2.51 | ns |
| LVC MOS25_12mA | LVC MOS 2.5 12mA drive, slow slew rate | 1.50 | 1.66 | 1.82 | ns |
| LVC MOS25_16mA | LVC MOS 2.5 16mA drive, slow slew rate | 1.60 | 1.59 | 1.58 | ns |
| LVC MOS25_20mA | LVC MOS 2.5 20mA drive, slow slew rate | 1.43 | 1.39 | 1.34 | ns |
| LVC MOS18_4mA | LVC MOS 1.8 4mA drive, slow slew rate | 2.22 | 2.27 | 2.32 | ns |
| LVC MOS18_8mA | LVC MOS 1.8 8mA drive, slow slew rate | 1.93 | 2.08 | 2.23 | ns |
| LVC MOS18_12mA | LVC MOS 1.8 12mA drive, slow slew rate | 1.43 | 1.51 | 1.58 | ns |
| LVC MOS18_16mA | LVC MOS 1.8 16mA drive, slow slew rate | 1.47 | 1.46 | 1.45 | ns |
| LVC MOS15_4mA | LVC MOS 1.5 4mA drive, slow slew rate | 2.32 | 2.38 | 2.43 | ns |
| LVC MOS15_8mA | LVC MOS 1.5 8mA drive, slow slew rate | 1.84 | 1.98 | 2.12 | ns |
| LVC MOS12_2mA | LVC MOS 1.2 2mA drive, slow slew rate | 2.52 | 2.63 | 2.74 | ns |
| LVC MOS12_6mA | LVC MOS 1.2 6mA drive, slow slew rate | 1.69 | 1.83 | 1.96 | ns |
| PCI33 | PCI33 | 0.04 | 0.04 | 0.04 | ns |

1. Timing Adders are characterized but not tested on every device.
 2. LVC MOS timing measured with the load specified in Switching Test Condition table.
 3. All other standards tested according to the appropriate specifications.
 4. These timing adders are measured with the recommended resistor values.
- Timing v.A 0.11

SERDES High-Speed Data Transmitter (LatticeECP2M Family Only)^{1, 2}

Table 3-7. Serial Output Timing and Levels

| Symbol | Description | Frequency | Min. | Typ. | Max. | Units |
|-------------------------------|--|--------------------|--------------------------|--------------------------|--------------------------|--------|
| V _{TX-DIFF-P-P-1} | Differential swing (1V setting) ^{1, 2} | 0.25 to 3.125 Gbps | 0.79 | 0.99 | 1.19 | V, p-p |
| V _{TX-DIFF-P-P-1.25} | Differential swing (1.25V setting) ^{1, 2} | 0.25 to 3.125 Gbps | 1.00 | 1.25 | 1.50 | V, p-p |
| V _{TX-DIFF-P-P-1.3} | Differential swing (1.3V setting) ^{1, 2} | 0.25 to 3.125 Gbps | 1.04 | 1.30 | 1.56 | V, p-p |
| V _{TX-DIFF-P-P-1.35} | Differential swing (1.35V setting) ^{1, 2} | 0.25 to 3.125 Gbps | 1.08 | 1.35 | 1.62 | V, p-p |
| V _{OCM} | Output common mode voltage | — | V _{CCOB} - 0.75 | V _{CCOB} - 0.60 | V _{CCOB} - 0.45 | V |
| T _{TX-R} | Rise time (20% to 80%) | — | — | 70 | — | ps |
| T _{TX-F} | Fall time (80% to 20%) | — | — | 70 | — | ps |
| Z _{TX-OI-SE} | Output impedance 50/75/HiZ K Ohms (single-ended) | — | — | 50/70 HiZ | — | Ohms |
| R _{TX-RL} | Return loss (with package) | — | — | 9 | — | dB |

1. All measurements are with 50 ohm impedance.

2. See TN1124, [LatticeECP2M SERDES/PCS Usage Guide](#) for actual binary settings.

Table 3-8. Channel Output Jitter - x10 Mode

| Description | Frequency | Min. | Typ. | Max. | Units |
|---------------|------------|------|------|------|---------|
| Deterministic | 3.125 Gbps | — | 0.08 | 0.12 | UI, p-p |
| Random | 3.125 Gbps | — | 0.22 | 0.38 | UI, p-p |
| Total | 3.125 Gbps | — | 0.33 | 0.43 | UI, p-p |
| Deterministic | 2.5 Gbps | — | 0.08 | 0.17 | UI, p-p |
| Random | 2.5 Gbps | — | 0.20 | 0.25 | UI, p-p |
| Total | 2.5 Gbps | — | 0.25 | 0.35 | UI, p-p |
| Deterministic | 1.25 Gbps | — | 0.03 | 0.10 | UI, p-p |
| Random | 1.25 Gbps | — | 0.14 | 0.19 | UI, p-p |
| Total | 1.25 Gbps | — | 0.17 | 0.24 | UI, p-p |
| Deterministic | 250 Mbps | — | 0.04 | 0.17 | UI, p-p |
| Random | 250 Mbps | — | 0.12 | 0.13 | UI, p-p |
| Total | 250 Mbps | — | 0.15 | 0.29 | UI, p-p |

Note: Values are measured with PRBS 2⁷-1, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, reference clock at x10 mode.

PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

| PICs Associated with DQS Strobe | PIO Within PIC | DDR Strobe (DQS) and Data (DQ) Pins |
|---|----------------|-------------------------------------|
| For Left and Right Edges of the Device | | |
| P[Edge] [n-4] | A | DQ |
| | B | DQ |
| P[Edge] [n-3] | A | DQ |
| | B | DQ |
| P[Edge] [n-2] | A | DQ |
| | B | DQ |
| P[Edge] [n-1] | A | DQ |
| | B | DQ |
| P[Edge] [n] | A | [Edge]DQSn |
| | B | DQ |
| P[Edge] [n+1] | A | DQ |
| | B | DQ |
| P[Edge] [n+2] | A | DQ |
| | B | DQ |
| P[Edge] [n+3] | A | DQ |
| | B | DQ |
| For Bottom Edge of the Device | | |
| P[Edge] [n-4] | A | DQ |
| | B | DQ |
| P[Edge] [n-3] | A | DQ |
| | B | DQ |
| P[Edge] [n-2] | A | DQ |
| | B | DQ |
| P[Edge] [n-1] | A | DQ |
| | B | DQ |
| P[Edge] [n] | A | [Edge]DQSn |
| | B | DQ |
| P[Edge] [n+1] | A | DQ |
| | B | DQ |
| P[Edge] [n+2] | A | DQ |
| | B | DQ |
| P[Edge] [n+3] | A | DQ |
| | B | DQ |
| P[Edge] [n+4] | A | DQ |
| | B | DQ |

Notes:

1. "n" is a row PIC number.
2. The DDR interface is designed for memories that support one DQS strobe up to 15 bits of data for the left and right edges and up to 17 bits of data for the bottom edge. In some packages, all the potential DDR data (DQ) pins may not be available. PIC numbering definitions are provided in the "Signal Names" column of the Signal Descriptions table.

LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 256 fpBGA (Cont.)

| LFE2-6E/SE | | | | | LFE2-12E/SE | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|----------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| GND | GNDIO6 | - | | | GNDIO6 | - | | |
| L2 | PL24A | 6 | LDQ28 | T (LVDS)* | PL24A | 6 | LDQ28 | T (LVDS)* |
| K2 | PL25A | 6 | LDQ28 | T | PL25A | 6 | LDQ28 | T |
| L3 | PL24B | 6 | LDQ28 | C (LVDS)* | PL24B | 6 | LDQ28 | C (LVDS)* |
| K1 | PL25B | 6 | LDQ28 | C | PL25B | 6 | LDQ28 | C |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| L4 | PL26A | 6 | LDQ28 | T (LVDS)* | PL26A | 6 | LDQ28 | T (LVDS)* |
| L1 | PL27A | 6 | LDQ28 | T | PL27A | 6 | LDQ28 | T |
| L5 | PL26B | 6 | LDQ28 | C (LVDS)* | PL26B | 6 | LDQ28 | C (LVDS)* |
| M1 | PL27B | 6 | LDQ28 | C | PL27B | 6 | LDQ28 | C |
| GND | GNDIO6 | - | | | GNDIO6 | - | | |
| N1 | PL29A | 6 | LDQ28 | T | PL29A | 6 | LDQ28 | T |
| N2 | PL28A | 6 | LDQS28 | T (LVDS)* | PL28A | 6 | LDQS28 | T (LVDS)* |
| P1 | PL29B | 6 | LDQ28 | C | PL29B | 6 | LDQ28 | C |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| P2 | PL28B | 6 | LDQ28 | C (LVDS)* | PL28B | 6 | LDQ28 | C (LVDS)* |
| R1 | PL30A | 6 | LDQ28 | T (LVDS)* | PL30A | 6 | LDQ28 | T (LVDS)* |
| GND | GNDIO6 | - | | | GNDIO6 | - | | |
| R2 | PL30B | 6 | LDQ28 | C (LVDS)* | PL30B | 6 | LDQ28 | C (LVDS)* |
| N4 | TDI | - | | | TDI | - | | |
| M4 | TCK | - | | | TCK | - | | |
| P3 | TDO | - | | | TDO | - | | |
| N3 | TMS | - | | | TMS | - | | |
| K7 | VCCJ | - | | | VCCJ | - | | |
| M5 | PB2A | 5 | VREF2_5/BDQ6 | T | PB2A | 5 | VREF2_5/BDQ6 | T |
| K6 | NC | - | | | PB3A | 5 | BDQ6 | |
| M6 | PB2B | 5 | VREF1_5/BDQ6 | C | PB2B | 5 | VREF1_5/BDQ6 | C |
| R3 | NC | - | | | PB5A | 5 | BDQ6 | T |
| P4 | NC | - | | | PB5B | 5 | BDQ6 | C |
| - | - | - | | | VCCIO | 5 | | |
| - | - | - | | | GNDIO5 | 5 | | |
| N5 | PB3A | 5 | BDQ6 | T | PB21A | 5 | BDQ24 | T |
| N6 | PB3B | 5 | BDQ6 | C | PB21B | 5 | BDQ24 | C |
| T2 | PB4A | 5 | BDQ6 | T | PB22A | 5 | BDQ24 | T |
| P6 | PB5A | 5 | BDQ6 | T | PB23A | 5 | BDQ24 | T |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| T3 | PB4B | 5 | BDQ6 | C | PB22B | 5 | BDQ24 | C |
| R6 | PB5B | 5 | BDQ6 | C | PB23B | 5 | BDQ24 | C |
| GND | GNDIO5 | - | | | GNDIO5 | - | | |
| R4 | PB6A | 5 | BDQS6 | T | PB24A | 5 | BDQS24 | T |
| L6 | PB7A | 5 | BDQ6 | T | PB25A | 5 | BDQ24 | T |
| T4 | PB6B | 5 | BDQ6 | C | PB24B | 5 | BDQ24 | C |
| L7 | PB7B | 5 | BDQ6 | C | PB25B | 5 | BDQ24 | C |
| N7 | PB8A | 5 | PCLKT5_0/BDQ6 | T | PB26A | 5 | PCLKT5_0/BDQ24 | T |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | |

LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 256 fpBGA (Cont.)

| LFE2-6E/SE | | | | | LFE2-12E/SE | | | |
|-------------|-------------------|------|--------------------|--------------|-------------------|------|--------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| N14 | CFG1 | 8 | | | CFG1 | 8 | | |
| N13 | PROGRAMN | 8 | | | PROGRAMN | 8 | | |
| N15 | CFG0 | 8 | | | CFG0 | 8 | | |
| P15 | PR30B | 8 | WRITEN | C | PR30B | 8 | WRITEN | C |
| L12 | INITN | 8 | | | INITN | 8 | | |
| N16 | PR29B | 8 | CSN | C | PR29B | 8 | CSN | C |
| GND | GNDIO8 | - | | | GNDIO8 | - | | |
| R14 | CCLK | 8 | | | CCLK | 8 | | |
| P14 | PR30A | 8 | CS1N | T | PR30A | 8 | CS1N | T |
| M13 | DONE | 8 | | | DONE | 8 | | |
| R16 | PR28B | 8 | D1 | C | PR28B | 8 | D1 | C |
| VCCIO | VCCIO8 | 8 | | | VCCIO8 | 8 | | |
| M16 | PR29A | 8 | D0/SPIFASTN | T | PR29A | 8 | D0/SPIFASTN | T |
| P16 | PR28A | 8 | D2 | T | PR28A | 8 | D2 | T |
| L15 | PR27B | 8 | D3 | C | PR27B | 8 | D3 | C |
| GND | GNDIO8 | - | | | GNDIO8 | - | | |
| L14 | PR26A | 8 | D6 | T | PR26A | 8 | D6 | T |
| L16 | PR27A | 8 | D4 | T | PR27A | 8 | D4 | T |
| L10 | PR25B | 8 | D7/SPID0 | C | PR25B | 8 | D7/SPID0 | C |
| L13 | PR26B | 8 | D5 | C | PR26B | 8 | D5 | C |
| VCCIO | VCCIO8 | 8 | | | VCCIO8 | 8 | | |
| K11 | PR25A | 8 | DI/CSSPI0N | T | PR25A | 8 | DI/CSSPI0N | T |
| K14 | PR24B | 8 | DOUT/CSON | C | PR24B | 8 | DOUT/CSON | C |
| K13 | PR24A | 8 | BUSY/SISPI | T | PR24A | 8 | BUSY/SISPI | T |
| GND | GNDIO8 | - | | | GNDIO8 | - | | |
| K15 | PR21B | 3 | RLM0_GPLL_C_FB_A | C | PR21B | 3 | RLM0_GPLL_C_FB_A | C |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| K16 | PR21A | 3 | RLM0_GPLL_T_FB_A | T | PR21A | 3 | RLM0_GPLL_T_FB_A | T |
| GND | GNDIO3 | - | | | GNDIO3 | - | | |
| J16 | PR20B | 3 | RLM0_GPLL_C_IN_A** | C (LVDS)* | PR20B | 3 | RLM0_GPLL_C_IN_A** | C (LVDS)* |
| J15 | PR20A | 3 | RLM0_GPLL_T_IN_A** | T (LVDS)* | PR20A | 3 | RLM0_GPLL_T_IN_A** | T (LVDS)* |
| J14 | RLM0_PLLCAP | 3 | | | RLM0_PLLCAP | 3 | | |
| J13 | PR18B | 3 | RLM0_GDLL_C_FB_A | C | PR18B | 3 | RLM0_GDLL_C_FB_A | C |
| J12 | PR18A | 3 | RLM0_GDLL_T_FB_A | T | PR18A | 3 | RLM0_GDLL_T_FB_A | T |
| H12 | PR17B | 3 | RLM0_GDLL_C_IN_A** | C (LVDS)* | PR17B | 3 | RLM0_GDLL_C_IN_A** | C (LVDS)* |
| GND | GNDIO3 | - | | | GNDIO3 | - | | |
| H13 | PR17A | 3 | RLM0_GDLL_T_IN_A** | T (LVDS)* | PR17A | 3 | RLM0_GDLL_T_IN_A** | T (LVDS)* |
| H15 | PR16B | 3 | VREF2_3 | C | PR16B | 3 | VREF2_3 | C |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| H16 | PR16A | 3 | VREF1_3 | T | PR16A | 3 | VREF1_3 | T |
| H11 | PR15B | 3 | PCLKC3_0 | C (LVDS)* | PR15B | 3 | PCLKC3_0 | C (LVDS)* |
| J11 | PR15A | 3 | PCLKT3_0 | T (LVDS)* | PR15A | 3 | PCLKT3_0 | T (LVDS)* |
| G16 | PR13B | 2 | PCLKC2_0/RDQ10 | C | PR13B | 2 | PCLKC2_0/RDQ10 | C |
| GND | GNDIO2 | - | | | GNDIO2 | - | | |
| G15 | PR13A | 2 | PCLKT2_0/RDQ10 | T | PR13A | 2 | PCLKT2_0/RDQ10 | T |

LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 256 fpBGA (Cont.)

| LFE2-6E/SE | | | | | LFE2-12E/SE | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| D5 | PT2B | 0 | VREF2_0 | C | PT2B | 0 | VREF2_0 | C |
| E5 | PT2A | 0 | VREF1_0 | T | PT2A | 0 | VREF1_0 | T |
| G7 | VCC | - | | | VCC | - | | |
| G9 | VCC | - | | | VCC | - | | |
| H7 | VCC | - | | | VCC | - | | |
| J10 | VCC | - | | | VCC | - | | |
| K10 | VCC | - | | | VCC | - | | |
| K8 | VCC | - | | | VCC | - | | |
| G8 | VCCAUX | - | | | VCCAUX | - | | |
| H10 | VCCAUX | - | | | VCCAUX | - | | |
| J7 | VCCAUX | - | | | VCCAUX | - | | |
| K9 | VCCAUX | - | | | VCCAUX | - | | |
| C5 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| E7 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| C12 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| E10 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| E14 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| G12 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| K12 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| M14 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| M10 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| P12 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| M7 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| P5 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| K5 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| M3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| E3 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| G5 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| T15 | VCCIO8 | 8 | | | VCCIO8 | 8 | | |
| A1 | GND | - | | | GND | - | | |
| A16 | GND | - | | | GND | - | | |
| B12 | GND | - | | | GND | - | | |
| B5 | GND | - | | | GND | - | | |
| C8 | GND | - | | | GND | - | | |
| E15 | GND | - | | | GND | - | | |
| E2 | GND | - | | | GND | - | | |
| H14 | GND | - | | | GND | - | | |
| H8 | GND | - | | | GND | - | | |
| H9 | GND | - | | | GND | - | | |
| J3 | GND | - | | | GND | - | | |
| J8 | GND | - | | | GND | - | | |
| J9 | GND | - | | | GND | - | | |
| M15 | GND | - | | | GND | - | | |
| M2 | GND | - | | | GND | - | | |
| P9 | GND | - | | | GND | - | | |

LFE2-20E/SE Logic Signal Connections: 256 fpBGA (Cont.)

| LFE2-20E/SE | | | | | |
|-------------|-------------|-------------------|------|-------------------------|--------------|
| Ball Number | Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| J13 | J13 | PR28B | 3 | RLM0_GDLLC_FB_A/RDQ25 | C |
| J12 | J12 | PR28A | 3 | RLM0_GDLLT_FB_A/RDQ25 | T |
| H12 | H12 | PR27B | 3 | RLM0_GDLLC_IN_A**/RDQ25 | C (LVDS)* |
| GND | GND | GNDIO3 | - | | |
| H13 | H13 | PR27A | 3 | RLM0_GDLLT_IN_A**/RDQ25 | T (LVDS)* |
| H15 | H15 | PR22B | 3 | VREF2_3/RDQ25 | C |
| VCCIO | VCCIO | VCCIO3 | 3 | | |
| H16 | H16 | PR22A | 3 | VREF1_3/RDQ25 | T |
| H11 | H11 | PR21B | 3 | PCLKC3_0/RDQ25 | C (LVDS)* |
| J11 | J11 | PR21A | 3 | PCLKT3_0/RDQ25 | T (LVDS)* |
| G16 | G16 | PR19B | 2 | PCLKC2_0/RDQ16 | C |
| GND | GND | GNDIO2 | - | | |
| G15 | G15 | PR19A | 2 | PCLKT2_0/RDQ16 | T |
| F15 | F15 | PR17B | 2 | RDQ16 | C |
| G11 | G11 | PR18B | 2 | RDQ16 | C (LVDS)* |
| F14 | F14 | PR17A | 2 | RDQ16 | T |
| VCCIO | VCCIO | VCCIO2 | 2 | | |
| F12 | F12 | PR18A | 2 | RDQ16 | T (LVDS)* |
| G14 | G14 | PR16B | 2 | RDQ16 | C (LVDS)* |
| G13 | G13 | PR16A | 2 | RDQS16 | T (LVDS)* |
| GND | GND | GNDIO2 | - | | |
| F16 | F16 | PR14B | 2 | RDQ16 | C (LVDS)* |
| F9 | F9 | PR15B | 2 | RDQ16 | C |
| E16 | E16 | PR14A | 2 | RDQ16 | T (LVDS)* |
| F10 | F10 | PR15A | 2 | RDQ16 | T |
| VCCIO | VCCIO | VCCIO2 | 2 | | |
| D16 | D16 | PR13B | 2 | RDQ16 | C |
| D15 | D15 | PR13A | 2 | RDQ16 | T |
| C15 | C15 | PR6B | 2 | RDQ8 | C (LVDS)* |
| C16 | C16 | PR7B | 2 | RDQ8 | C |
| GND | GND | GNDIO2 | - | | |
| D14 | D14 | PR6A | 2 | RDQ8 | T (LVDS)* |
| B16 | B16 | PR7A | 2 | RDQ8 | T |
| F13 | F13 | PR2B | 2 | VREF2_2 | C (LVDS)* |
| VCCIO | VCCIO | VCCIO2 | 2 | | |
| E13 | E13 | PR2A | 2 | VREF1_2 | T (LVDS)* |
| F11 | F11 | PT64B | 1 | VREF2_1 | C |
| E11 | E11 | PT64A | 1 | VREF1_1 | T |
| GND | GND | GNDIO1 | - | | |
| A15 | A15 | PT63B | 1 | | C |
| E12 | E12 | PT62B | 1 | | C |
| B15 | B15 | PT63A | 1 | | T |

LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA
(Cont.)

| LFE2-20E/20SE | | | | | LFE2-35E/35SE | | | |
|---------------|-------------------|------|----------------|--------------|-------------------|------|----------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| L2 | NC | - | | | NC | - | | |
| L1 | NC | - | | | NC | - | | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| M2 | NC | - | | | NC | - | | |
| M1 | NC | - | | | NC | - | | |
| N2 | NC | - | | | NC | - | | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | |
| M8 | VCC | - | | | NC | - | | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | |
| N1 | PL12A | 7 | LDQ16 | | PL18A | 7 | LDQ22 | |
| L8 | PL13A | 7 | LDQ16 | T | PL19A | 7 | LDQ22 | T |
| K8 | PL13B | 7 | LDQ16 | C | PL19B | 7 | LDQ22 | C |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| L6 | PL14A | 7 | LDQ16 | T (LVDS)* | PL20A | 7 | LDQ22 | T (LVDS)* |
| K5 | PL14B | 7 | LDQ16 | C (LVDS)* | PL20B | 7 | LDQ22 | C (LVDS)* |
| L7 | PL15A | 7 | LDQ16 | T | PL21A | 7 | LDQ22 | T |
| L5 | PL15B | 7 | LDQ16 | C | PL21B | 7 | LDQ22 | C |
| GND | GNDIO7 | - | | | GNDIO7 | - | | |
| P1 | PL16A | 7 | LDQS16 | T (LVDS)* | PL22A | 7 | LDQS22 | T (LVDS)* |
| P2 | PL16B | 7 | LDQ16 | C (LVDS)* | PL22B | 7 | LDQ22 | C (LVDS)* |
| M6 | PL17A | 7 | LDQ16 | T | PL23A | 7 | LDQ22 | T |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| N8 | PL17B | 7 | LDQ16 | C | PL23B | 7 | LDQ22 | C |
| R1 | PL18A | 7 | LDQ16 | T (LVDS)* | PL24A | 7 | LDQ22 | T (LVDS)* |
| R2 | PL18B | 7 | LDQ16 | C (LVDS)* | PL24B | 7 | LDQ22 | C (LVDS)* |
| M7 | PL19A | 7 | PCLKT7_0/LDQ16 | T | PL25A | 7 | PCLKT7_0/LDQ22 | T |
| GND | GNDIO7 | - | | | GNDIO7 | - | | |
| N9 | PL19B | 7 | PCLKC7_0/LDQ16 | C | PL25B | 7 | PCLKC7_0/LDQ22 | C |
| M4 | PL21A | 6 | PCLKT6_0/LDQ25 | T (LVDS)* | PL27A | 6 | PCLKT6_0/LDQ31 | T (LVDS)* |
| M5 | PL21B | 6 | PCLKC6_0/LDQ25 | C (LVDS)* | PL27B | 6 | PCLKC6_0/LDQ31 | C (LVDS)* |
| N7 | PL22A | 6 | VREF2_6/LDQ25 | T | PL28A | 6 | VREF2_6/LDQ31 | T |
| P9 | PL22B | 6 | VREF1_6/LDQ25 | C | PL28B | 6 | VREF1_6/LDQ31 | C |
| N3 | PL23A | 6 | LDQ25 | T (LVDS)* | PL29A | 6 | LDQ31 | T (LVDS)* |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| N4 | PL23B | 6 | LDQ25 | C (LVDS)* | PL29B | 6 | LDQ31 | C (LVDS)* |
| N5 | PL24A | 6 | LDQ25 | T | PL30A | 6 | LDQ31 | T |
| P7 | PL24B | 6 | LDQ25 | C | PL30B | 6 | LDQ31 | C |
| T1 | NC | - | | | PL31A | 6 | LDQS31 | T (LVDS)* |
| GND | GNDIO6 | - | | | GNDIO6 | - | | |
| T2 | NC | - | | | PL31B | 6 | LDQ31 | C (LVDS)* |
| P8 | NC | - | | | PL32A | 6 | LDQ31 | T |
| P6 | NC | - | | | PL32B | 6 | LDQ31 | C |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| P5 | NC | - | | | PL33A | 6 | LDQ31 | T (LVDS)* |
| P4 | NC | - | | | PL33B | 6 | LDQ31 | C (LVDS)* |

**LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA
 (Cont.)**

| LFE2-20E/20SE | | | | | LFE2-35E/35SE | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| D4 | PT7B | 0 | | C | PT7B | 0 | | C |
| D3 | PT7A | 0 | | T | PT7A | 0 | | T |
| C2 | PT6B | 0 | | C | PT6B | 0 | | C |
| C1 | PT6A | 0 | | T | PT6A | 0 | | T |
| G8 | PT5B | 0 | | C | PT5B | 0 | | C |
| GND | GNDIO0 | - | | | GNDIO0 | - | | |
| G7 | PT5A | 0 | | T | PT5A | 0 | | T |
| E7 | PT4B | 0 | | C | PT4B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| F7 | PT4A | 0 | | T | PT4A | 0 | | T |
| E6 | PT3B | 0 | | C | PT3B | 0 | | C |
| E5 | PT3A | 0 | | T | PT3A | 0 | | T |
| G6 | PT2B | 0 | VREF2_0 | C | PT2B | 0 | VREF2_0 | C |
| G5 | PT2A | 0 | VREF1_0 | T | PT2A | 0 | VREF1_0 | T |
| L12 | VCC | - | | | VCC | - | | |
| L13 | VCC | - | | | VCC | - | | |
| L14 | VCC | - | | | VCC | - | | |
| L15 | VCC | - | | | VCC | - | | |
| M11 | VCC | - | | | VCC | - | | |
| M12 | VCC | - | | | VCC | - | | |
| M15 | VCC | - | | | VCC | - | | |
| M16 | VCC | - | | | VCC | - | | |
| N11 | VCC | - | | | VCC | - | | |
| N16 | VCC | - | | | VCC | - | | |
| P11 | VCC | - | | | VCC | - | | |
| P16 | VCC | - | | | VCC | - | | |
| R11 | VCC | - | | | VCC | - | | |
| R12 | VCC | - | | | VCC | - | | |
| R15 | VCC | - | | | VCC | - | | |
| R16 | VCC | - | | | VCC | - | | |
| T12 | VCC | - | | | VCC | - | | |
| T13 | VCC | - | | | VCC | - | | |
| T14 | VCC | - | | | VCC | - | | |
| T15 | VCC | - | | | VCC | - | | |
| D11 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| D6 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| G9 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| K12 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| J12 | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| D16 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| D21 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| G18 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| J15 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| K15 | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| F23 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| J20 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |

LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2-70E/SE | | | | |
|-------------|-------------------|------|-----------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| K1 | PL27B | 7 | LDQ29 | C (LVDS)* |
| K5 | PL28A | 7 | LDQ29 | T |
| K7 | PL28B | 7 | LDQ29 | C |
| GND | GNDIO7 | - | | |
| K4 | PL29A | 7 | LDQS29 | T (LVDS)* |
| K3 | PL29B | 7 | LDQ29 | C (LVDS)* |
| L8 | PL30A | 7 | LDQ29 | T |
| VCCIO | VCCIO7 | 7 | | |
| L6 | PL30B | 7 | LDQ29 | C |
| L2 | PL31A | 7 | LDQ29 | T (LVDS)* |
| L1 | PL31B | 7 | LDQ29 | C (LVDS)* |
| L7 | PL32A | 7 | LDQ29 | T |
| GND | GNDIO7 | - | | |
| L5 | PL32B | 7 | LDQ29 | C |
| L4 | PL33A | 7 | LDQ37 | T (LVDS)* |
| L3 | PL33B | 7 | LDQ37 | C (LVDS)* |
| M8 | PL34A | 7 | LDQ37 | T |
| M6 | PL34B | 7 | LDQ37 | C |
| VCCIO | VCCIO7 | 7 | | |
| M2 | PL35A | 7 | LDQ37 | T (LVDS)* |
| M1 | PL35B | 7 | LDQ37 | C (LVDS)* |
| M7 | PL36A | 7 | LDQ37 | T |
| M5 | PL36B | 7 | LDQ37 | C |
| GND | GNDIO7 | - | | |
| M4 | PL37A | 7 | LDQS37 | T (LVDS)* |
| M3 | PL37B | 7 | LDQ37 | C (LVDS)* |
| N6 | PL38A | 7 | LUM0_SPLLT_IN_A/LDQ37 | T |
| VCCIO | VCCIO7 | 7 | | |
| N8 | PL38B | 7 | LUM0_SPLLC_IN_A/LDQ37 | C |
| N5 | PL39A | 7 | LUM0_SPLLT_FB_A/LDQ37 | T |
| N7 | PL39B | 7 | LUM0_SPLLC_FB_A/LDQ37 | C |
| GND | GNDIO7 | - | | |
| VCCIO | VCCIO7 | 7 | | |
| T9 | PL50A | 7 | LDQ54 | |
| R9 | PL51A | 7 | LDQ54 | T |
| P7 | PL51B | 7 | LDQ54 | C |
| VCCIO | VCCIO7 | 7 | | |
| N2 | PL52A | 7 | LDQ54 | T (LVDS)* |
| N1 | PL52B | 7 | LDQ54 | C (LVDS)* |
| P6 | PL53A | 7 | LDQ54 | T |
| P5 | PL53B | 7 | LDQ54 | C |
| GND | GNDIO7 | - | | |
| P4 | PL54A | 7 | LDQS54 | T (LVDS)* |

**LFE2M20E/SE and LFE2M35E/SE Logic Signal Connections: 484 fpBGA
 (Cont.)**

| LFE2M20E/SE | | | | | LFE2M35E/SE | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| G18 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| J15 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| K19 | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| N19 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| P15 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| T18 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| V21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | |
| AA18 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| R14 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| V16 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| W13 | VCCIO4 | 4 | | | VCCIO4 | 4 | | |
| AA5 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| R9 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| V7 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| W10 | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| N4 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| P8 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| T5 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| V2 | VCCIO6 | 6 | | | VCCIO6 | 6 | | |
| E2 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| G5 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| J8 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| K4 | VCCIO7 | 7 | | | VCCIO7 | 7 | | |
| AA22 | VCCIO8 | 8 | | | VCCIO8 | 8 | | |
| U19 | VCCIO8 | 8 | | | VCCIO8 | 8 | | |
| H11 | VCCAUX | - | | | VCCAUX | - | | |
| H12 | VCCAUX | - | | | VCCAUX | - | | |
| L15 | VCCAUX | - | | | VCCAUX | - | | |
| L8 | VCCAUX | - | | | VCCAUX | - | | |
| M15 | VCCAUX | - | | | VCCAUX | - | | |
| M8 | VCCAUX | - | | | VCCAUX | - | | |
| R11 | VCCAUX | - | | | VCCAUX | - | | |
| R12 | VCCAUX | - | | | VCCAUX | - | | |
| A1 | GND | - | | | GND | - | | |
| A10 | GND | - | | | GND | - | | |
| A16 | GND | - | | | GND | - | | |
| A22 | GND | - | | | GND | - | | |
| AA19 | GND | - | | | GND | - | | |
| AA4 | GND | - | | | GND | - | | |
| AB1 | GND | - | | | GND | - | | |
| AB22 | GND | - | | | GND | - | | |
| B13 | GND | - | | | GND | - | | |
| B19 | GND | - | | | GND | - | | |
| B4 | GND | - | | | GND | - | | |
| D16 | GND | - | | | GND | - | | |
| D2 | GND | - | | | GND | - | | |
| D21 | GND | - | | | GND | - | | |
| D7 | GND | - | | | GND | - | | |

**LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA
 (Cont.)**

| LFE2M35E/SE | | | | | LFE2M50E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| F11 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| J13 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| K12 | VCCIO0 | 0 | | | VCCIO0 | 1 | | | |
| D18 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F16 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| J14 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| K15 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| G25 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| L21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| M17 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| M25 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| N18 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| P18 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| R17 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| R25 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| T21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| Y25 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AA16 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AC18 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| U15 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| V14 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AA11 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| V13 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AE12 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AE7 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| U12 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| P9 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| R10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| R2 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| T6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| Y2 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| G2 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| L6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| M10 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| M2 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| N9 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| AC24 | VCCIO8 | 8 | | | VCCIO8 | 8 | | | |
| U17 | VCCIO8 | 8 | | | VCCIO8 | 8 | | | |
| J11 | VCCAUX | - | | | VCCAUX | - | | | |
| J12 | VCCAUX | - | | | VCCAUX | - | | | |
| J15 | VCCAUX | - | | | VCCAUX | - | | | |
| J16 | VCCAUX | - | | | VCCAUX | - | | | |
| L18 | VCCAUX | - | | | VCCAUX | - | | | |
| L9 | VCCAUX | - | | | VCCAUX | - | | | |
| M18 | VCCAUX | - | | | VCCAUX | - | | | |
| M9 | VCCAUX | - | | | VCCAUX | - | | | |
| R18 | VCCAUX | - | | | VCCAUX | - | | | |
| R9 | VCCAUX | - | | | VCCAUX | - | | | |

LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

| LFE2M70E/SE | | | | LFE2M100E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| P31 | NC | - | | | PR39B | 2 | | C (LVDS)* |
| P32 | NC | - | | | PR39A | 2 | | T (LVDS)* |
| R25 | NC | - | | | PR38B | 2 | | C |
| - | - | - | | | VCCIO2 | 2 | | |
| T24 | NC | - | | | PR38A | 2 | | T |
| N34 | NC | - | | | PR37B | 2 | | C (LVDS)* |
| N33 | NC | - | | | PR37A | 2 | | T (LVDS)* |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | |
| M34 | PR31B | 2 | RDQ28 | C | PR35B | 2 | RDQ32 | C |
| M33 | PR31A | 2 | RDQ28 | T | PR35A | 2 | RDQ32 | T |
| - | - | - | | | GNDIO2 | - | | |
| R24 | PR30B | 2 | RDQ28 | C (LVDS)* | PR34B | 2 | RDQ32 | C (LVDS)* |
| P24 | PR30A | 2 | RDQ28 | T (LVDS)* | PR34A | 2 | RDQ32 | T (LVDS)* |
| N30 | PR29B | 2 | RDQ28 | C | PR33B | 2 | RDQ32 | C |
| M29 | PR29A | 2 | RDQ28 | T | PR33A | 2 | RDQ32 | T |
| VCCIO | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| N28 | PR28B | 2 | RDQ28 | C (LVDS)* | PR32B | 2 | RDQ32 | C (LVDS)* |
| N29 | PR28A | 2 | RDQS28 | T (LVDS)* | PR32A | 2 | RDQS32 | T (LVDS)* |
| N24 | PR27B | 2 | RDQ28 | C | PR31B | 2 | RDQ32 | C |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | |
| N25 | PR27A | 2 | RDQ28 | T | PR31A | 2 | RDQ32 | T |
| M28 | PR26B | 2 | RDQ28 | C (LVDS)* | PR30B | 2 | RDQ32 | C (LVDS)* |
| M27 | PR26A | 2 | RDQ28 | T (LVDS)* | PR30A | 2 | RDQ32 | T (LVDS)* |
| L27 | PR25B | 2 | RDQ28 | C | PR29B | 2 | RDQ32 | C |
| VCCIO | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| M26 | PR25A | 2 | RDQ28 | T | PR29A | 2 | RDQ32 | T |
| M32 | PR24B | 2 | RDQ28 | C (LVDS)* | PR28B | 2 | RDQ32 | C (LVDS)* |
| M31 | PR24A | 2 | RDQ28 | T (LVDS)* | PR28A | 2 | RDQ32 | T (LVDS)* |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | |
| - | - | - | | | VCCIO2 | 2 | | |
| L34 | PR22B | 2 | | C | PR22B | 2 | RDQ23 | C |
| L33 | PR22A | 2 | | T | PR22A | 2 | RDQ23 | T |
| L32 | PR21B | 2 | | C (LVDS)* | PR21B | 2 | RDQ23 | C (LVDS)* |
| L31 | PR21A | 2 | | T (LVDS)* | PR21A | 2 | RDQ23 | T (LVDS)* |
| VCCIO | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| L28 | PR20B | 2 | | C | PR20B | 2 | RDQ23 | C |
| L29 | PR20A | 2 | | T | PR20A | 2 | RDQ23 | T |
| M30 | PR19B | 2 | | C (LVDS)* | PR19B | 2 | RDQ23 | C (LVDS)* |
| L30 | PR19A | 2 | | T (LVDS)* | PR19A | 2 | RDQ23 | T (LVDS)* |
| K34 | PR18B | 2 | RDQ15 | C | PR18B | 2 | RDQ15 | C |
| K33 | PR18A | 2 | RDQ15 | T | PR18A | 2 | RDQ15 | T |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | |
| K30 | PR17B | 2 | RDQ15 | C (LVDS)* | PR17B | 2 | RDQ15 | C (LVDS)* |
| K29 | PR17A | 2 | RDQ15 | T (LVDS)* | PR17A | 2 | RDQ15 | T (LVDS)* |
| J34 | PR16B | 2 | RDQ15 | C | PR16B | 2 | RDQ15 | C |
| J33 | PR16A | 2 | RDQ15 | T | PR16A | 2 | RDQ15 | T |
| VCCIO | VCCIO2 | 2 | | | VCCIO2 | 2 | | |
| J32 | PR15B | 2 | RDQ15 | C (LVDS)* | PR15B | 2 | RDQ15 | C (LVDS)* |
| J31 | PR15A | 2 | RDQS15 | T (LVDS)* | PR15A | 2 | RDQS15 | T (LVDS)* |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2-35E-5FN484C | 331 | 1.2V | -5 | Lead-Free fpBGA | 484 | COM | 35 |
| LFE2-35E-6FN484C | 331 | 1.2V | -6 | Lead-Free fpBGA | 484 | COM | 35 |
| LFE2-35E-7FN484C | 331 | 1.2V | -7 | Lead-Free fpBGA | 484 | COM | 35 |
| LFE2-35E-5FN672C | 450 | 1.2V | -5 | Lead-Free fpBGA | 672 | COM | 35 |
| LFE2-35E-6FN672C | 450 | 1.2V | -6 | Lead-Free fpBGA | 672 | COM | 35 |
| LFE2-35E-7FN672C | 450 | 1.2V | -7 | Lead-Free fpBGA | 672 | COM | 35 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2-50E-5FN484C | 339 | 1.2V | -5 | Lead-Free fpBGA | 484 | COM | 50 |
| LFE2-50E-6FN484C | 339 | 1.2V | -6 | Lead-Free fpBGA | 484 | COM | 50 |
| LFE2-50E-7FN484C | 339 | 1.2V | -7 | Lead-Free fpBGA | 484 | COM | 50 |
| LFE2-50E-5FN672C | 500 | 1.2V | -5 | Lead-Free fpBGA | 672 | COM | 50 |
| LFE2-50E-6FN672C | 500 | 1.2V | -6 | Lead-Free fpBGA | 672 | COM | 50 |
| LFE2-50E-7FN672C | 500 | 1.2V | -7 | Lead-Free fpBGA | 672 | COM | 50 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2-70E-5FN672C | 500 | 1.2V | -5 | Lead-Free fpBGA | 672 | COM | 70 |
| LFE2-70E-6FN672C | 500 | 1.2V | -6 | Lead-Free fpBGA | 672 | COM | 70 |
| LFE2-70E-7FN672C | 500 | 1.2V | -7 | Lead-Free fpBGA | 672 | COM | 70 |
| LFE2-70E-5FN900C | 583 | 1.2V | -5 | Lead-Free fpBGA | 900 | COM | 70 |
| LFE2-70E-6FN900C | 583 | 1.2V | -6 | Lead-Free fpBGA | 900 | COM | 70 |
| LFE2-70E-7FN900C | 583 | 1.2V | -7 | Lead-Free fpBGA | 900 | COM | 70 |

Industrial

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-----------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2-6E-5TN144I | 90 | 1.2V | -5 | Lead-Free TQFP | 144 | IND | 6 |
| LFE2-6E-6TN144I | 90 | 1.2V | -6 | Lead-Free TQFP | 144 | IND | 6 |
| LFE2-6E-5FN256I | 190 | 1.2V | -5 | Lead-Free fpBGA | 256 | IND | 6 |
| LFE2-6E-6FN256I | 190 | 1.2V | -6 | Lead-Free fpBGA | 256 | IND | 6 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2-12E-5TN144I | 93 | 1.2V | -5 | Lead-Free TQFP | 144 | IND | 12 |
| LFE2-12E-6TN144I | 93 | 1.2V | -6 | Lead-Free TQFP | 144 | IND | 12 |
| LFE2-12E-5QN208I | 131 | 1.2V | -5 | Lead-Free PQFP | 208 | IND | 12 |
| LFE2-12E-6QN208I | 131 | 1.2V | -6 | Lead-Free PQFP | 208 | IND | 12 |
| LFE2-12E-5FN256I | 193 | 1.2V | -5 | Lead-Free fpBGA | 256 | IND | 12 |
| LFE2-12E-6FN256I | 193 | 1.2V | -6 | Lead-Free fpBGA | 256 | IND | 12 |
| LFE2-12E-5FN484I | 297 | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 12 |
| LFE2-12E-6FN484I | 297 | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 12 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2-35SE-5F484C | 331 | 1.2V | -5 | fpBGA | 484 | Com | 35 |
| LFE2-35SE-6F484C | 331 | 1.2V | -6 | fpBGA | 484 | Com | 35 |
| LFE2-35SE-7F484C | 331 | 1.2V | -7 | fpBGA | 484 | Com | 35 |
| LFE2-35SE-5F672C | 450 | 1.2V | -5 | fpBGA | 672 | Com | 35 |
| LFE2-35SE-6F672C | 450 | 1.2V | -6 | fpBGA | 672 | Com | 35 |
| LFE2-35SE-7F672C | 450 | 1.2V | -7 | fpBGA | 672 | Com | 35 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2-50SE-5F484C | 339 | 1.2V | -5 | fpBGA | 484 | Com | 50 |
| LFE2-50SE-6F484C | 339 | 1.2V | -6 | fpBGA | 484 | Com | 50 |
| LFE2-50SE-7F484C | 339 | 1.2V | -7 | fpBGA | 484 | Com | 50 |
| LFE2-50SE-5F672C | 500 | 1.2V | -5 | fpBGA | 672 | Com | 50 |
| LFE2-50SE-6F672C | 500 | 1.2V | -6 | fpBGA | 672 | Com | 50 |
| LFE2-50SE-7F672C | 500 | 1.2V | -7 | fpBGA | 672 | Com | 50 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2-70SE-5F672C | 500 | 1.2V | -5 | fpBGA | 672 | Com | 70 |
| LFE2-70SE-6F672C | 500 | 1.2V | -6 | fpBGA | 672 | Com | 70 |
| LFE2-70SE-7F672C | 500 | 1.2V | -7 | fpBGA | 672 | Com | 70 |
| LFE2-70SE-5F900C | 583 | 1.2V | -5 | fpBGA | 900 | Com | 70 |
| LFE2-70SE-6F900C | 583 | 1.2V | -6 | fpBGA | 900 | Com | 70 |
| LFE2-70SE-7F900C | 583 | 1.2V | -7 | fpBGA | 900 | Com | 70 |

Industrial

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-----------------|------|---------|-------|---------|------|-------|----------|
| LFE2-6SE-5T144I | 90 | 1.2V | -5 | TQFP | 144 | Ind | 6 |
| LFE2-6SE-6T144I | 90 | 1.2V | -6 | TQFP | 144 | Ind | 6 |
| LFE2-6SE-5F256I | 190 | 1.2V | -5 | fpBGA | 256 | Ind | 6 |
| LFE2-6SE-6F256I | 190 | 1.2V | -6 | fpBGA | 256 | Ind | 6 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2-12SE-5T144I | 93 | 1.2V | -5 | TQFP | 144 | Ind | 12 |
| LFE2-12SE-6T144I | 93 | 1.2V | -6 | TQFP | 144 | Ind | 12 |
| LFE2-12SE-5Q208I | 131 | 1.2V | -5 | PQFP | 208 | Ind | 12 |
| LFE2-12SE-6Q208I | 131 | 1.2V | -6 | PQFP | 208 | Ind | 12 |
| LFE2-12SE-5F256I | 193 | 1.2V | -5 | fpBGA | 256 | Ind | 12 |
| LFE2-12SE-6F256I | 193 | 1.2V | -6 | fpBGA | 256 | Ind | 12 |
| LFE2-12SE-5F484I | 297 | 1.2V | -5 | fpBGA | 484 | Ind | 12 |
| LFE2-12SE-6F484I | 297 | 1.2V | -6 | fpBGA | 484 | Ind | 12 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|---------------------|-------------|----------------|--------------|-----------------|-------------|--------------|-----------------|
| LFE2M100SE-5FN1152C | 520 | 1.2V | -5 | Lead-Free fpBGA | 1152 | Com | 100 |
| LFE2M100SE-6FN1152C | 520 | 1.2V | -6 | Lead-Free fpBGA | 1152 | Com | 100 |
| LFE2M100SE-7FN1152C | 520 | 1.2V | -7 | Lead-Free fpBGA | 1152 | Com | 100 |
| LFE2M100SE-5FN900C | 416 | 1.2V | -5 | Lead-Free fpBGA | 900 | Com | 100 |
| LFE2M100SE-6FN900C | 416 | 1.2V | -6 | Lead-Free fpBGA | 900 | Com | 100 |
| LFE2M100SE-7FN900C | 416 | 1.2V | -7 | Lead-Free fpBGA | 900 | Com | 100 |

For Further Information

A variety of technical notes for the LatticeECP2/M family are available on the Lattice web site at www.latticesemi.com.

- TN1102, [LatticeECP2/M sysIO Usage Guide](#)
- TN1103, [LatticeECP2/M sysCLOCK PLL Design and Usage Guide](#)
- TN1104, [LatticeECP2/M Memory Usage Guide](#)
- TN1105, [LatticeECP2/M High-Speed I/O Interface](#)
- TN1106, [Power Estimation and Management for LatticeECP2/M Devices](#)
- TN1107, [LatticeECP2/M sysDSP Usage Guide](#)
- TN1108, [LatticeECP2/M sysCONFIG Usage Guide](#)
- TN1109, [LatticeECP2/M Configuration Encryption Usage Guide](#)
- TN1113, [LatticeECP2/M Soft Error Detection \(SED\) Usage Guide](#)
- TN1124, [LatticeECP2M SERDES/PCS Usage Guide](#)
- TN1162, [LatticeECP2/M Hardware Checklist](#)

For further information about interface standards refer to the following web sites:

- JEDEC Standards (LVTTTL, LVCMOS, SSTL, HSTL): www.jedec.org
- PCI: www.pcisig.com