

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 4000 |
| Number of Logic Elements/Cells | 32000 |
| Total RAM Bits | 339968 |
| Number of I/O | 450 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2-35se-6f672i |

ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

Routing

There are many resources provided in the LatticeECP2/M devices to route signals individually or as buses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) and x6 (spans seven PFU). The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered, allowing the routing of both short and long connections between PFUs.

The LatticeECP2/M family has an enhanced routing architecture that produces a compact design. The Diamond design software takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

sysCLOCK Phase Locked Loops (GPLL/SPLL)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. All the devices in the LatticeECP2/M family support two General Purpose PLLs (GPLLs) which are full-featured PLLs. In addition, some of the larger devices have two to six Standard PLLs (SPLLs) that have a subset of GPLL functionality.

General Purpose PLL (GPLL)

The architecture of the GPLL is shown in Figure 2-5. A description of the GPLL functionality follows.

CLKI is the reference frequency (generated either from the pin or from routing) for the PLL. CLKI feeds into the Input Clock Divider block. The CLKFB is the feedback signal (generated from CLKOP or from a user clock PIN/logic). This signal feeds into the Feedback Divider. The Feedback Divider is used to multiply the reference frequency.

The Delay Adjust Block adjusts either the delays of the reference or feedback signals. The Delay Adjust Block can either be programmed during configuration or can be adjusted dynamically. The setup, hold or clock-to-out times of the device can be improved by programming a delay in the feedback or input path of the PLL, which will advance or delay the output clock with reference to the input clock.

Following the Delay Adjust Block, both the input path and feedback signals enter the Voltage Controlled Oscillator (VCO) block. In this block the difference between the input path and feedback signals is used to control the frequency and phase of the oscillator. A LOCK signal is generated by the VCO to indicate that the VCO has locked onto the input clock signal. In dynamic mode, the PLL may lose lock after a dynamic delay adjustment and not relock until the t_{LOCK} parameter has been satisfied. LatticeECP2/M devices have two dedicated pins on the left and right edges of the device for connecting optional external capacitors to the VCO. This allows the PLLs to operate at a lower frequency. This is a shared resource that can only be used by one PLL (GPLL or SPLL) per side.

The output of the VCO then enters the post-scalar divider. The post-scalar divider allows the VCO to operate at higher frequencies than the clock output (CLKOP), thereby increasing the frequency range. A secondary divider takes the CLKOP signal and uses it to derive lower frequency outputs (CLKOK). The Phase/Duty Select block adjusts the phase and duty cycle of the CLKOP signal and generates the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted.

The primary output from the post scalar divider CLKOP along with the outputs from the secondary divider (CLKOK) and Phase/Duty select (CLKOS) are fed to the clock distribution network.

MAC sysDSP Element

In this case, the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers, but the output register is always enabled. The output register is used to store the accumulated value. The Accumulators in the DSP blocks in the LatticeECP2/M family can be initialized dynamically. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-24 shows the MAC sysDSP element.

Figure 2-24. MAC sysDSP





Figure 2-36. DQS Local Bus



*DQSXFERDEL shifts ECLK1 by 90% and is not associated with a particular PIO.

Polarity Control Logic

In a typical DDR Memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the READ cycle) is unknown.

The LatticeECP2/M family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects the first DQS rising edge after the preamble state. This signal is used to control the polarity of the clock to the synchronizing registers.

sysI/O Recommended Operating Conditions

| Standard | V _{CCIO} | | | V _{REF} (V) | | |
|--|-------------------|------|-------|----------------------|------|-------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| LVCMOS 3.3 ² | 3.135 | 3.3 | 3.465 | — | — | — |
| LVCMOS 2.5 ² | 2.375 | 2.5 | 2.625 | — | — | — |
| LVCMOS 1.8 | 1.71 | 1.8 | 1.89 | — | — | — |
| LVCMOS 1.5 | 1.425 | 1.5 | 1.575 | — | — | — |
| LVCMOS 1.2 ² | 1.14 | 1.2 | 1.26 | — | — | — |
| LVTTL ² | 3.135 | 3.3 | 3.465 | — | — | — |
| PCI | 3.135 | 3.3 | 3.465 | — | — | — |
| SSTL18 ² Class I, II | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 |
| SSTL2 ² Class I, II | 2.375 | 2.5 | 2.625 | 1.15 | 1.25 | 1.35 |
| SSTL3 ² Class I, II | 3.135 | 3.3 | 3.465 | 1.3 | 1.5 | 1.7 |
| HSTL ² 15 Class I | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 |
| HSTL ² 18 Class I, II | 1.71 | 1.8 | 1.89 | 0.816 | 0.9 | 1.08 |
| LVDS ² | 2.375 | 2.5 | 2.625 | — | — | — |
| MLVDS25 ¹ | 2.375 | 2.5 | 2.625 | — | — | — |
| LVPECL33 ^{1,2} | 3.135 | 3.3 | 3.465 | — | — | — |
| BLVDS25 ^{1,2} | 2.375 | 2.5 | 2.625 | — | — | — |
| RSDS ^{1,2} | 2.375 | 2.5 | 2.625 | — | — | — |
| SSTL18D_I ² , II ² | 1.71 | 1.8 | 1.89 | — | — | — |
| SSTL25D_I ² , II ² | 2.375 | 2.5 | 2.625 | — | — | — |
| SSTL33D_I ² , II ² | 3.135 | 3.3 | 3.465 | — | — | — |
| HSTL15D_I ² | 1.425 | 1.5 | 1.575 | — | — | — |
| HSTL18D_I ² , II ² | 1.71 | 1.8 | 1.89 | — | — | — |

1. Inputs on chip. Outputs are implemented with the addition of external resistors.

2. Input on this standard does not depend on the value of V_{CCIO}.

LatticeECP2/M External Switching Characteristics⁹ (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Device | -7 | | -6 | | -5 | | Units |
|--|---|----------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{H_DELE} | Clock to Data Hold - PIO Input Register with Input Data Delay | LFE2-6 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-12 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-20 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-35 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-50 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2-70 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M20 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M35 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M50 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M70 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | LFE2M100 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| f _{MAX_IOE} | Clock Frequency of I/O and PFU Register | ECP2/M | — | 420 | — | 357 | — | 311 | MHz |
| General I/O Pin Parameters (using Primary Clock with PLL)¹ | | | | | | | | | |
| t _{COPLL} ¹⁰ | Clock to Output - PIO Output Register | LFE2-6 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2-12 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2-20 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2-35 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2-50 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2-70 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2M20 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2M35 | — | 2.30 | — | 2.60 | — | 2.80 | ns |
| | | LFE2M50 | — | 2.60 | — | 2.90 | — | 3.10 | ns |
| | | LFE2M70 | — | 2.60 | — | 2.90 | — | 3.10 | ns |
| | | LFE2M100 | — | 2.70 | — | 3.00 | — | 3.20 | ns |
| t _{SUPLL} | Clock to Data Setup - PIO Input Register | LFE2-6 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2-12 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2-20 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2-35 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2-50 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2-70 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2M20 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2M35 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2M50 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2M70 | 0.70 | — | 0.80 | — | 0.90 | — | ns |
| | | LFE2M100 | 0.80 | — | 0.90 | — | 1.00 | — | ns |

LatticeECP2/M Family Timing Adders^{1, 2, 3}
Over Recommended Operating Conditions

| Buffer Type | Description | -7 | -6 | -5 | Units |
|-------------------------|--|-------|-------|-------|-------|
| Input Adjusters | | | | | |
| LVDS25 | LVDS | -0.04 | -0.02 | 0.00 | ns |
| BLVDS25 | BLVDS | -0.04 | -0.09 | -0.15 | ns |
| MLVDS | LVDS | -0.15 | -0.15 | -0.15 | ns |
| RSDS | RSDS | -0.15 | -0.15 | -0.15 | ns |
| LVPECL33 | LVPECL | 0.16 | 0.15 | 0.13 | ns |
| HSTL18_I | HSTL_18 class I | 0.01 | -0.01 | -0.04 | ns |
| HSTL18_II | HSTL_18 class II | 0.01 | -0.01 | -0.04 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.01 | -0.01 | -0.04 | ns |
| HSTL18D_II | Differential HSTL 18 class II | 0.01 | -0.01 | -0.04 | ns |
| HSTL15_I | HSTL_15 class I | 0.01 | -0.01 | -0.04 | ns |
| HSTL15D_I | Differential HSTL 15 class I | 0.01 | -0.01 | -0.04 | ns |
| SSTL33_I | SSTL_3 class I | -0.03 | -0.07 | -0.10 | ns |
| SSTL33_II | SSTL_3 class II | -0.03 | -0.07 | -0.10 | ns |
| SSTL33D_I | Differential SSTL_3 class I | -0.03 | -0.07 | -0.10 | ns |
| SSTL33D_II | Differential SSTL_3 class II | -0.03 | -0.07 | -0.10 | ns |
| SSTL25_I | SSTL_2 class I | -0.04 | -0.07 | -0.10 | ns |
| SSTL25_II | SSTL_2 class II | -0.04 | -0.07 | -0.10 | ns |
| SSTL25D_I | Differential SSTL_2 class I | -0.04 | -0.07 | -0.10 | ns |
| SSTL25D_II | Differential SSTL_2 class II | -0.04 | -0.07 | -0.10 | ns |
| SSTL18_I | SSTL_18 class I | -0.01 | -0.04 | -0.07 | ns |
| SSTL18_II | SSTL_18 class II | -0.01 | -0.04 | -0.07 | ns |
| SSTL18D_I | Differential SSTL_18 class I | -0.01 | -0.04 | -0.07 | ns |
| SSTL18D_II | Differential SSTL_18 class II | -0.01 | -0.04 | -0.07 | ns |
| LVTTTL33 | LVTTTL | -0.16 | -0.16 | -0.16 | ns |
| LVC MOS33 | LVC MOS 3.3 | -0.08 | -0.12 | -0.16 | ns |
| LVC MOS25 | LVC MOS 2.5 | 0.00 | 0.00 | 0.00 | ns |
| LVC MOS18 | LVC MOS 1.8 | -0.16 | -0.17 | -0.17 | ns |
| LVC MOS15 | LVC MOS 1.5 | -0.14 | -0.14 | -0.14 | ns |
| LVC MOS12 | LVC MOS 1.2 | -0.04 | -0.01 | 0.01 | ns |
| PCI33 | PCI | -0.08 | -0.12 | -0.16 | ns |
| Output Adjusters | | | | | |
| LVDS25E | LVDS 2.5 E ⁴ | 0.25 | 0.19 | 0.13 | ns |
| LVDS25 | LVDS 2.5 | 0.10 | 0.13 | 0.17 | ns |
| BLVDS25 | BLVDS 2.5 | 0.00 | -0.01 | -0.03 | ns |
| MLVDS | MLVDS 2.5 ⁴ | 0.00 | -0.01 | -0.03 | ns |
| RSDS | RSDS 2.5 ⁴ | 0.25 | 0.19 | 0.13 | ns |
| LVPECL33 | LVPECL 3.3 ⁴ | -0.02 | -0.04 | -0.06 | ns |
| HSTL18_I | HSTL_18 class I 8mA drive | -0.19 | -0.22 | -0.25 | ns |
| HSTL18_II | HSTL_18 class II | -0.30 | -0.34 | -0.37 | ns |
| HSTL18D_I | Differential HSTL 18 class I 8mA drive | -0.19 | -0.22 | -0.25 | ns |
| HSTL18D_II | Differential HSTL 18 class II | -0.30 | -0.34 | -0.37 | ns |


JTAG Port Timing Specifications

Over Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Units |
|---------------|--|-----|-----|-------|
| f_{MAX} | TCK clock frequency | — | 25 | MHz |
| t_{BTCP} | TCK [BSCAN] clock pulse width | 40 | — | ns |
| t_{BTCPH} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t_{BTCPL} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t_{BTS} | TCK [BSCAN] setup time | 8 | — | ns |
| t_{BTH} | TCK [BSCAN] hold time | 10 | — | ns |
| t_{BTRF} | TCK [BSCAN] rise/fall time | 50 | — | mV/ns |
| t_{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to valid disable | — | 10 | ns |
| t_{BTCOEN} | TAP controller falling edge of clock to valid enable | — | 10 | ns |
| t_{BTCRS} | BSCAN test capture register setup time | 8 | — | ns |
| t_{BTCRH} | BSCAN test capture register hold time | 25 | — | ns |
| t_{BUTCO} | BSCAN test update register, falling edge of clock to valid output | — | 25 | ns |
| $t_{BTUODIS}$ | BSCAN test update register, falling edge of clock to valid disable | — | 25 | ns |
| $t_{BTUPOEN}$ | BSCAN test update register, falling edge of clock to valid enable | — | 25 | ns |

Timing v.A 0.11

Figure 3-21. JTAG Port Timing Waveforms



**LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 484 fpBGA
 (Cont.)**

| LFE2-12E/12SE | | | | | LFE2-20E/20SE | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| B15 | PT40B | 1 | | C | PT49B | 1 | | C |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| A15 | PT40A | 1 | | T | PT49A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| A14 | PT39A | 1 | | T | PT48A | 1 | | T |
| B14 | PT39B | 1 | | C | PT48B | 1 | | C |
| D14 | PT37B | 1 | | C | PT46B | 1 | | C |
| E14 | PT36B | 1 | | C | PT45B | 1 | | C |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| C13 | PT37A | 1 | | T | PT46A | 1 | | T |
| F14 | PT36A | 1 | | T | PT45A | 1 | | T |
| A13 | PT35B | 1 | | C | PT44B | 1 | | C |
| E13 | PT34B | 1 | | C | PT43B | 1 | | C |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| B13 | PT35A | 1 | | T | PT44A | 1 | | T |
| D13 | PT34A | 1 | | T | PT43A | 1 | | T |
| E12 | PT33B | 1 | | C | PT42B | 1 | | C |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| D12 | PT33A | 1 | | T | PT42A | 1 | | T |
| A12 | PT31B | 1 | | C | PT40B | 1 | | C |
| B12 | PT30B | 1 | PCLKC1_0 | C | PT39B | 1 | PCLKC1_0 | C |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| A11 | PT31A | 1 | | T | PT40A | 1 | | T |
| C12 | PT30A | 1 | PCLKT1_0 | T | PT39A | 1 | PCLKT1_0 | T |
| F12 | XRES | 1 | | | XRES | 1 | | |
| B10 | PT28B | 0 | PCLKC0_0 | C | PT37B | 0 | PCLKC0_0 | C |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | |
| B11 | PT28A | 0 | PCLKT0_0 | T | PT37A | 0 | PCLKT0_0 | T |
| C11 | PT26B | 0 | | C | PT35B | 0 | | C |
| A10 | PT27B | 0 | | C | PT36B | 0 | | C |
| C10 | PT26A | 0 | | T | PT35A | 0 | | T |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| A9 | PT27A | 0 | | T | PT36A | 0 | | T |
| A8 | PT24B | 0 | | C | PT33B | 0 | | C |
| E11 | PT25B | 0 | | C | PT34B | 0 | | C |
| A7 | PT24A | 0 | | T | PT33A | 0 | | T |
| F11 | PT25A | 0 | | T | PT34A | 0 | | T |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | |
| B8 | PT23B | 0 | | C | PT32B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| B9 | PT23A | 0 | | T | PT32A | 0 | | T |
| C8 | PT20B | 0 | | C | PT29B | 0 | | C |
| B7 | PT21B | 0 | | C | PT30B | 0 | | C |
| D8 | PT20A | 0 | | T | PT29A | 0 | | T |

**LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 484 fpBGA
 (Cont.)**

| LFE2-12E/12SE | | | | | LFE2-20E/20SE | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| J9 | GND | - | | | GND | - | | |
| K10 | GND | - | | | GND | - | | |
| K11 | GND | - | | | GND | - | | |
| K12 | GND | - | | | GND | - | | |
| K13 | GND | - | | | GND | - | | |
| K15 | GND | - | | | GND | - | | |
| K8 | GND | - | | | GND | - | | |
| L10 | GND | - | | | GND | - | | |
| L11 | GND | - | | | GND | - | | |
| L12 | GND | - | | | GND | - | | |
| L13 | GND | - | | | GND | - | | |
| L15 | GND | - | | | GND | - | | |
| L8 | GND | - | | | GND | - | | |
| M10 | GND | - | | | GND | - | | |
| M11 | GND | - | | | GND | - | | |
| M12 | GND | - | | | GND | - | | |
| M13 | GND | - | | | GND | - | | |
| M15 | GND | - | | | GND | - | | |
| M8 | GND | - | | | GND | - | | |
| N10 | GND | - | | | GND | - | | |
| N11 | GND | - | | | GND | - | | |
| N12 | GND | - | | | GND | - | | |
| N13 | GND | - | | | GND | - | | |
| N15 | GND | - | | | GND | - | | |
| N8 | GND | - | | | GND | - | | |
| P14 | GND | - | | | GND | - | | |
| P20 | GND | - | | | GND | - | | |
| P3 | GND | - | | | GND | - | | |
| P9 | GND | - | | | GND | - | | |
| R10 | GND | - | | | GND | - | | |
| R11 | GND | - | | | GND | - | | |
| R12 | GND | - | | | GND | - | | |
| R13 | GND | - | | | GND | - | | |
| U17 | GND | - | | | GND | - | | |
| U6 | GND | - | | | GND | - | | |
| W2 | GND | - | | | GND | - | | |
| W21 | GND | - | | | GND | - | | |
| Y14 | GND | - | | | GND | - | | |
| Y9 | GND | - | | | GND | - | | |
| H6 | NC | - | | | NC | - | | |
| J6 | NC | - | | | NC | - | | |
| H3 | NC | - | | | NC | - | | |
| H2 | NC | - | | | NC | - | | |
| H17 | NC | - | | | NC | - | | |

LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA
(Cont.)

| LFE2-20E/20SE | | | | | LFE2-35E/35SE | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| GND | GNDIO5 | - | | | GNDIO5 | - | | |
| W10 | PB11A | 5 | BDQ15 | T | PB11A | 5 | BDQ15 | T |
| Y10 | PB11B | 5 | BDQ15 | C | PB11B | 5 | BDQ15 | C |
| W11 | PB12A | 5 | BDQ15 | T | PB12A | 5 | BDQ15 | T |
| AA10 | PB12B | 5 | BDQ15 | C | PB12B | 5 | BDQ15 | C |
| AC8 | PB13A | 5 | BDQ15 | T | PB13A | 5 | BDQ15 | T |
| AD8 | PB13B | 5 | BDQ15 | C | PB13B | 5 | BDQ15 | C |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| AB8 | PB14A | 5 | BDQ15 | T | PB14A | 5 | BDQ15 | T |
| AB10 | PB14B | 5 | BDQ15 | C | PB14B | 5 | BDQ15 | C |
| GND | GNDIO5 | - | | | GNDIO5 | - | | |
| AE6 | PB15A | 5 | BDQS15 | T | PB15A | 5 | BDQS15 | T |
| AF6 | PB15B | 5 | BDQ15 | C | PB15B | 5 | BDQ15 | C |
| AA11 | PB16A | 5 | BDQ15 | T | PB16A | 5 | BDQ15 | T |
| AC9 | PB16B | 5 | BDQ15 | C | PB16B | 5 | BDQ15 | C |
| AB9 | PB17A | 5 | BDQ15 | T | PB17A | 5 | BDQ15 | T |
| AD9 | PB17B | 5 | BDQ15 | C | PB17B | 5 | BDQ15 | C |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| Y11 | PB18A | 5 | BDQ15 | T | PB18A | 5 | BDQ15 | T |
| AB11 | PB18B | 5 | BDQ15 | C | PB18B | 5 | BDQ15 | C |
| AE7 | PB19A | 5 | BDQ15 | T | PB19A | 5 | BDQ15 | T |
| AF7 | PB19B | 5 | BDQ15 | C | PB19B | 5 | BDQ15 | C |
| GND | GNDIO5 | - | | | GNDIO5 | - | | |
| AC10 | PB20A | 5 | BDQ24 | T | PB20A | 5 | BDQ24 | T |
| AD10 | PB20B | 5 | BDQ24 | C | PB20B | 5 | BDQ24 | C |
| AA12 | PB21A | 5 | BDQ24 | T | PB21A | 5 | BDQ24 | T |
| W12 | PB21B | 5 | BDQ24 | C | PB21B | 5 | BDQ24 | C |
| AB12 | PB22A | 5 | BDQ24 | T | PB22A | 5 | BDQ24 | T |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| Y12 | PB22B | 5 | BDQ24 | C | PB22B | 5 | BDQ24 | C |
| AD12 | PB23A | 5 | BDQ24 | T | PB23A | 5 | BDQ24 | T |
| AC12 | PB23B | 5 | BDQ24 | C | PB23B | 5 | BDQ24 | C |
| AC13 | PB24A | 5 | BDQS24 | T | PB24A | 5 | BDQS24 | T |
| GND | GNDIO5 | - | | | GNDIO5 | - | | |
| AA13 | PB24B | 5 | BDQ24 | C | PB24B | 5 | BDQ24 | C |
| AD13 | PB25A | 5 | BDQ24 | T | PB25A | 5 | BDQ24 | T |
| AC14 | PB25B | 5 | BDQ24 | C | PB25B | 5 | BDQ24 | C |
| AE8 | PB26A | 5 | BDQ24 | T | PB26A | 5 | BDQ24 | T |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | |
| AF8 | PB26B | 5 | BDQ24 | C | PB26B | 5 | BDQ24 | C |
| AB15 | PB27A | 5 | BDQ24 | T | PB27A | 5 | BDQ24 | T |
| Y13 | PB27B | 5 | BDQ24 | C | PB27B | 5 | BDQ24 | C |
| AE9 | PB28A | 5 | BDQ24 | T | PB28A | 5 | BDQ24 | T |
| GND | GNDIO5 | - | | | GNDIO5 | - | | |
| AF9 | PB28B | 5 | BDQ24 | C | PB28B | 5 | BDQ24 | C |
| W13 | PB29A | 5 | BDQ33 | T | PB29A | 5 | BDQ33 | T |

**LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA
 (Cont.)**

| LFE2-50E/SE | | | | | LFE2-70E/SE | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| GND | GNDIO1 | - | | | GNDIO1 | - | | |
| C15 | PT54B | 1 | | C | PT63B | 1 | | C |
| A15 | PT54A | 1 | | T | PT63A | 1 | | T |
| A13 | PT53B | 1 | | C | PT62B | 1 | | C |
| B13 | PT53A | 1 | | T | PT62A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| H17 | PT52B | 1 | | C | PT61B | 1 | | C |
| H15 | PT52A | 1 | | T | PT61A | 1 | | T |
| D13 | PT51B | 1 | | C | PT60B | 1 | | C |
| C14 | PT51A | 1 | | T | PT60A | 1 | | T |
| GND | GNDIO1 | - | | | GNDIO1 | - | | |
| G14 | PT50B | 1 | | C | PT59B | 1 | | C |
| E14 | PT50A | 1 | | T | PT59A | 1 | | T |
| A12 | PT49B | 1 | | C | PT58B | 1 | | C |
| B12 | PT49A | 1 | | T | PT58A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| F14 | PT48B | 1 | PCLKC1_0 | C | PT57B | 1 | PCLKC1_0 | C |
| D14 | PT48A | 1 | PCLKT1_0 | T | PT57A | 1 | PCLKT1_0 | T |
| H16 | XRES | 1 | | | XRES | 1 | | |
| H14 | PT46B | 0 | PCLKC0_0 | C | PT55B | 0 | PCLKC0_0 | C |
| GND | GNDIO0 | - | | | GNDIO0 | - | | |
| H13 | PT46A | 0 | PCLKT0_0 | T | PT55A | 0 | PCLKT0_0 | T |
| A11 | PT45B | 0 | | C | PT54B | 0 | | C |
| B11 | PT45A | 0 | | T | PT54A | 0 | | T |
| C13 | PT44B | 0 | | C | PT53B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| E13 | PT44A | 0 | | T | PT53A | 0 | | T |
| D12 | PT43B | 0 | | C | PT52B | 0 | | C |
| F13 | PT43A | 0 | | T | PT52A | 0 | | T |
| A10 | PT42B | 0 | | C | PT51B | 0 | | C |
| B10 | PT42A | 0 | | T | PT51A | 0 | | T |
| C12 | PT41B | 0 | | C | PT50B | 0 | | C |
| GND | GNDIO0 | - | | | GNDIO0 | - | | |
| C10 | PT41A | 0 | | T | PT50A | 0 | | T |
| G13 | PT40B | 0 | | C | PT49B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | |
| H12 | PT40A | 0 | | T | PT49A | 0 | | T |
| A9 | PT39B | 0 | | C | PT48B | 0 | | C |
| B9 | PT39A | 0 | | T | PT48A | 0 | | T |
| E12 | PT38B | 0 | | C | PT47B | 0 | | C |
| G12 | PT38A | 0 | | T | PT47A | 0 | | T |
| A8 | PT37B | 0 | | C | PT46B | 0 | | C |
| B8 | PT37A | 0 | | T | PT46A | 0 | | T |
| GND | GNDIO0 | - | | | GNDIO0 | - | | |
| E11 | PT36B | 0 | | C | PT45B | 0 | | C |
| C9 | PT36A | 0 | | T | PT45A | 0 | | T |

LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| C17 | PT58B | 1 | | C |
| A18 | PT58A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | |
| H16 | PT57B | 1 | PCLKC1_0 | C |
| F16 | PT57A | 1 | PCLKT1_0 | T |
| K16 | XRES | 1 | | |
| E16 | PT55B | 0 | PCLKC0_0 | C |
| GND | GNDIO0 | - | | |
| G16 | PT55A | 0 | PCLKT0_0 | T |
| B17 | PT54B | 0 | | C |
| A17 | PT54A | 0 | | T |
| J15 | PT53B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | |
| J16 | PT53A | 0 | | T |
| C16 | PT52B | 0 | | C |
| D16 | PT52A | 0 | | T |
| F15 | PT51B | 0 | | C |
| H15 | PT51A | 0 | | T |
| E15 | PT50B | 0 | | C |
| GND | GNDIO0 | - | | |
| G15 | PT50A | 0 | | T |
| C15 | PT49B | 0 | | C |
| VCCIO | VCCIO0 | 0 | | |
| D15 | PT49A | 0 | | T |
| B16 | PT48B | 0 | | C |
| A16 | PT48A | 0 | | T |
| E14 | PT47B | 0 | | C |
| G14 | PT47A | 0 | | T |
| B15 | PT46B | 0 | | C |
| A15 | PT46A | 0 | | T |
| GND | GNDIO0 | - | | |
| H14 | PT45B | 0 | | C |
| F14 | PT45A | 0 | | T |
| D14 | PT44B | 0 | | C |
| C14 | PT44A | 0 | | T |
| VCCIO | VCCIO0 | 0 | | |
| G13 | PT43B | 0 | | C |
| E13 | PT43A | 0 | | T |
| B14 | PT42B | 0 | | C |
| A14 | PT42A | 0 | | T |
| GND | GNDIO0 | - | | |
| H13 | PT41B | 0 | | C |
| F13 | PT41A | 0 | | T |

LFE2M50E/SE Logic Signal Connections: 484 fpBGA

| LFE2M50E/SE | | | | |
|-------------|-------------------|------|-----------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| D1 | PL2A | 7 | LDQ6 | T (LVDS)* |
| E1 | PL2B | 7 | LDQ6 | C (LVDS)* |
| F1 | PL3A | 7 | LDQ6 | T |
| F2 | PL3B | 7 | LDQ6 | C |
| F5 | PL4A | 7 | LDQ6 | T (LVDS)* |
| VCCIO | VCCIO7 | 7 | | |
| G6 | PL4B | 7 | LDQ6 | C (LVDS)* |
| F4 | PL5A | 7 | LDQ6 | T |
| F3 | PL5B | 7 | LDQ6 | C |
| G1 | PL6A | 7 | LDQS6 | T (LVDS)* |
| GNDIO | GNDIO7 | - | | |
| G2 | PL6B | 7 | LDQ6 | C (LVDS)* |
| H1 | PL7A | 7 | LDQ6 | T |
| H2 | PL7B | 7 | LDQ6 | C |
| VCCIO | VCCIO7 | 7 | | |
| H7 | PL8A | 7 | LDQ6 | T (LVDS)* |
| H6 | PL8B | 7 | LDQ6 | C (LVDS)* |
| G3 | PL9A | 7 | VREF2_7/LDQ6 | T |
| H3 | PL9B | 7 | VREF1_7/LDQ6 | C |
| GNDIO | GNDIO7 | - | | |
| VCCIO | VCCIO7 | 7 | | |
| H5 | PL11A | 7 | LUM0_SPLLT_IN_A | T (LVDS)* |
| H4 | PL11B | 7 | LUM0_SPLLC_IN_A | C (LVDS)* |
| J1 | PL12A | 7 | LUM0_SPLLT_FB_A | T |
| J2 | PL12B | 7 | LUM0_SPLLC_FB_A | C |
| GNDIO | GNDIO7 | - | | |
| J3 | PL13A | 7 | | T (LVDS)* |
| J4 | PL13B | 7 | | C (LVDS)* |
| J7 | PL14A | 7 | | T |
| VCCIO | VCCIO7 | 7 | | |
| J6 | PL14B | 7 | | C |
| GNDIO | GNDIO7 | - | | |
| VCCIO | VCCIO7 | 7 | | |
| K1 | PL32A | 7 | LUM3_SPLLT_IN_A/LDQ36 | T (LVDS)* |
| K2 | PL32B | 7 | LUM3_SPLLC_IN_A/LDQ36 | C (LVDS)* |
| J5 | PL33A | 7 | LUM3_SPLLT_FB_A/LDQ36 | T |
| K5 | PL33B | 7 | LUM3_SPLLC_FB_A/LDQ36 | C |
| VCCIO | VCCIO7 | 7 | | |
| K7 | PL34A | 7 | LDQ36 | T (LVDS)* |
| K6 | PL34B | 7 | LDQ36 | C (LVDS)* |
| L6 | PL35A | 7 | LDQ36 | T |
| L7 | PL35B | 7 | LDQ36 | C |

LFE2M50E/SE Logic Signal Connections: 484 fpBGA (Cont.)

| LFE2M50E/SE | | | | |
|-------------|-------------------|------|-----------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| F20 | PR30A | 2 | RDQ27 | T |
| GNDIO | GNDIO2 | - | | |
| G17 | PR29B | 2 | RDQ27 | C (LVDS)* |
| F17 | PR29A | 2 | RDQ27 | T (LVDS)* |
| VCCIO | VCCIO2 | 2 | | |
| GNDIO | GNDIO2 | - | | |
| E22 | PR14B | 2 | | C |
| D22 | PR14A | 2 | | T |
| VCCIO | VCCIO2 | - | | |
| E20 | PR13B | 2 | | C (LVDS)* |
| D20 | PR13A | 2 | | T (LVDS)* |
| D19 | PR12B | 2 | RUM0_SPLLC_FB_A | C |
| GNDIO | GNDIO2 | - | | |
| E19 | PR12A | 2 | RUM0_SPLLT_FB_A | T |
| F18 | PR11B | 2 | RUM0_SPLLC_IN_A | C (LVDS)* |
| F19 | PR11A | 2 | RUM0_SPLLT_IN_A | T (LVDS)* |
| VCCIO | VCCIO2 | - | | |
| E18 | PR9B | 2 | VREF2_2 | C |
| GNDIO | GNDIO2 | - | | |
| D18 | PR9A | 2 | VREF1_2 | T |
| VCCIO | VCCIO2 | 2 | | |
| F16 | XRES | - | | |
| C22 | URC_SQ_VCCR0 | 12 | | |
| A21 | URC_SQ_HDINP0 | 12 | | T |
| B22 | URC_SQ_VCCIB0 | 12 | | |
| B21 | URC_SQ_HDINN0 | 12 | | C |
| C19 | URC_SQ_VCCTX0 | 12 | | |
| A18 | URC_SQ_HDOUTP0 | 12 | | T |
| A19 | URC_SQ_VCCOB0 | 12 | | |
| B18 | URC_SQ_HDOUTN0 | 12 | | C |
| C18 | URC_SQ_VCCTX1 | 12 | | |
| B17 | URC_SQ_HDOUTN1 | 12 | | C |
| C17 | URC_SQ_VCCOB1 | 12 | | |
| A17 | URC_SQ_HDOUTP1 | 12 | | T |
| C21 | URC_SQ_VCCR1 | 12 | | |
| B20 | URC_SQ_HDINN1 | 12 | | C |
| C20 | URC_SQ_VCCIB1 | 12 | | |
| A20 | URC_SQ_HDINP1 | 12 | | T |
| B16 | URC_SQ_VCCAUX33 | 12 | | |
| E17 | URC_SQ_REFCLKN | 12 | | C |
| D17 | URC_SQ_REFCLKP | 12 | | T |
| C16 | URC_SQ_VCCP | 12 | | |
| A12 | URC_SQ_HDINP2 | 12 | | T |

**LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA
 (Cont.)**

| LFE2M35E/SE | | | | | LFE2M50E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| A12 | PT35B | 0 | | C | PT44B | 0 | | C | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| A11 | PT35A | 0 | | T | PT44A | 0 | | T | |
| D12 | PT34B | 0 | | C | PT43B | 0 | | C | |
| H16 | PT34A | 0 | | T | PT43A | 0 | | T | |
| H18 | PT33B | 0 | | C | PT42B | 0 | | C | |
| H15 | PT33A | 0 | | T | PT42A | 0 | | T | |
| A10 | PT32B | 0 | | C | PT41B | 0 | | C | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| B10 | PT32A | 0 | | T | PT41A | 0 | | T | |
| D11 | PT31B | 0 | | C | PT40B | 0 | | C | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| G14 | PT31A | 0 | | T | PT40A | 0 | | T | |
| E11 | PT30B | 0 | | C | PT39B | 0 | | C | |
| F13 | PT30A | 0 | | T | PT39A | 0 | | T | |
| D10 | PT29B | 0 | | C | PT38B | 0 | | C | |
| H14 | PT29A | 0 | | T | PT38A | 0 | | T | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| A9 | PT24B | 0 | | C | PT24B | 0 | | C | |
| C10 | PT23B | 0 | | C | PT23B | 0 | | C | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| E8 | PT23A | 0 | | T | PT23A | 0 | | T | |
| B9 | PT22B | 0 | | C | PT22B | 0 | | C | |
| A8 | PT22A | 0 | | T | PT22A | 0 | | T | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| F12 | PT21B | 0 | | C | PT21B | 0 | | C | |
| E10 | PT21A | 0 | | T | PT21A | 0 | | T | |
| G13 | PT20B | 0 | | C | PT20B | 0 | | C | |
| C9 | PT20A | 0 | | T | PT20A | 0 | | T | |
| B8 | PT19B | 0 | | C | PT19B | 0 | | C | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| A7 | PT19A | 0 | | T | PT19A | 0 | | T | |
| D9 | PT18B | 0 | | C | PT18B | 0 | | C | |
| H13 | PT18A | 0 | | T | PT18A | 0 | | T | |
| D6 | PT17B | 0 | | C | PT17B | 0 | | C | |
| C7 | PT17A | 0 | | T | PT17A | 0 | | T | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| C8 | PT16B | 0 | | C | PT16B | 0 | | C | |
| G12 | PT16A | 0 | | T | PT16A | 0 | | T | |
| D8 | PT15B | 0 | | C | PT15B | 0 | | C | |
| H12 | PT15A | 0 | | T | PT15A | 0 | | T | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| A6 | PT14B | 0 | | C | PT14B | 0 | | C | |
| A5 | PT14A | 0 | | T | PT14A | 0 | | T | |
| A4 | PT13B | 0 | | C | PT13B | 0 | | C | |
| A3 | PT13A | 0 | | T | PT13A | 0 | | T | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA
(Cont.)

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | | |
|-------------|-------------------|------|----------------|--------------|-------------------|------|----------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| AC15 | PB27B | 5 | BDQ24 | C | PB42B | 5 | BDQ42 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| GNDIO | GNDIO5 | - | | | GNDIO5 | - | | | |
| AD15 | PB38A | 5 | BDQ42 | T | PB47A | 5 | BDQ51 | T | |
| AF15 | PB38B | 5 | BDQ42 | C | PB47B | 5 | BDQ51 | C | |
| AG10 | PB39A | 5 | BDQ42 | T | PB48A | 5 | BDQ51 | T | |
| AG9 | PB39B | 5 | BDQ42 | C | PB48B | 5 | BDQ51 | C | |
| AH14 | PB40A | 5 | BDQ42 | T | PB49A | 5 | BDQ51 | T | |
| AG12 | PB40B | 5 | BDQ42 | C | PB49B | 5 | BDQ51 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AG15 | PB41A | 5 | BDQ42 | T | PB50A | 5 | BDQ51 | T | |
| AG13 | PB41B | 5 | BDQ42 | C | PB50B | 5 | BDQ51 | C | |
| GNDIO | GNDIO5 | - | | | GNDIO5 | - | | | |
| AF16 | PB42A | 5 | BDQS42 | T | PB51A | 5 | BDQS51 | T | |
| AH15 | PB42B | 5 | BDQ42 | C | PB51B | 5 | BDQ51 | C | |
| AC16 | PB43A | 5 | VREF2_5/BDQ42 | T | PB52A | 5 | VREF2_5/BDQ51 | T | |
| AE16 | PB43B | 5 | VREF1_5/BDQ42 | C | PB52B | 5 | VREF1_5/BDQ51 | C | |
| AG11 | PB44A | 5 | PCLKT5_0/BDQ42 | T | PB53A | 5 | PCLKT5_0/BDQ51 | T | |
| AF11 | PB44B | 5 | PCLKC5_0/BDQ42 | C | PB53B | 5 | PCLKC5_0/BDQ51 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| GNDIO | GNDIO5 | - | | | GNDIO5 | - | | | |
| AJ14 | PB49A | 4 | PCLKT4_0/BDQ51 | T | PB58A | 4 | PCLKT4_0/BDQ60 | T | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AK14 | PB49B | 4 | PCLKC4_0/BDQ51 | C | PB58B | 4 | PCLKC4_0/BDQ60 | C | |
| AK15 | PB50A | 4 | VREF2_4/BDQ51 | T | PB59A | 4 | VREF2_4/BDQ60 | T | |
| AK16 | PB50B | 4 | VREF1_4/BDQ51 | C | PB59B | 4 | VREF1_4/BDQ60 | C | |
| AF18 | PB51A | 4 | BDQS51 | T | PB60A | 4 | BDQS60 | T | |
| GNDIO | GNDIO4 | - | | | GNDIO4 | - | | | |
| AD16 | PB51B | 4 | BDQ51 | C | PB60B | 4 | BDQ60 | C | |
| AJ15 | PB52A | 4 | BDQ51 | T | PB61A | 4 | BDQ60 | T | |
| AG16 | PB52B | 4 | BDQ51 | C | PB61B | 4 | BDQ60 | C | |
| AE17 | PB53A | 4 | BDQ51 | T | PB62A | 4 | BDQ60 | T | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AC17 | PB53B | 4 | BDQ51 | C | PB62B | 4 | BDQ60 | C | |
| AH16 | PB54A | 4 | BDQ51 | T | PB63A | 4 | BDQ60 | T | |
| AK17 | PB54B | 4 | BDQ51 | C | PB63B | 4 | BDQ60 | C | |
| AG20 | PB55A | 4 | BDQ51 | T | PB64A | 4 | BDQ60 | T | |
| GNDIO | GNDIO4 | - | | | GNDIO4 | - | | | |
| AG21 | PB55B | 4 | BDQ51 | C | PB64B | 4 | BDQ60 | C | |
| AG18 | PB56A | 4 | BDQ60 | T | PB65A | 4 | BDQ69 | T | |
| AJ16 | PB56B | 4 | BDQ60 | C | PB65B | 4 | BDQ69 | C | |
| AF21 | PB57A | 4 | BDQ60 | T | PB66A | 4 | BDQ69 | T | |
| AG22 | PB57B | 4 | BDQ60 | C | PB66B | 4 | BDQ69 | C | |
| AD17 | PB58A | 4 | BDQ60 | T | PB67A | 4 | BDQ69 | T | |
| AF19 | PB58B | 4 | BDQ60 | C | PB67B | 4 | BDQ69 | C | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| GNDIO | GNDIO4 | - | | | GNDIO4 | - | | | |
| AH17 | PB62A | 4 | BDQ60 | T | PB71A | 4 | BDQ69 | T | |

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA
(Cont.)

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| Y22 | PR60B | 3 | | C | PR81B | 3 | RDQ82 | C | |
| Y23 | PR60A | 3 | | T | PR81A | 3 | RDQ82 | T | |
| AB26 | NC | - | | | PR80B | 3 | RDQ82 | C (LVDS)* | |
| AB27 | NC | - | | | PR80A | 3 | RDQ82 | T (LVDS)* | |
| - | - | - | | | VCCIO3 | 3 | | | |
| Y24 | NC | - | | | PR79B | 3 | RDQ82 | C | |
| Y25 | NC | - | | | PR79A | 3 | RDQ82 | T | |
| AA29 | NC | - | | | PR78B | 3 | RDQ82 | C (LVDS)* | |
| Y28 | NC | - | | | PR78A | 3 | RDQ82 | T (LVDS)* | |
| Y30 | NC | - | | | PR76B | 3 | RDQ73 | C | |
| Y29 | NC | - | | | PR76A | 3 | RDQ73 | T | |
| - | - | - | | | GNDIO3 | - | | | |
| - | - | - | | | - | - | | | |
| W22 | NC | - | | | PR75B | 3 | RDQ73 | C (LVDS)* | |
| V22 | NC | - | | | PR75A | 3 | RDQ73 | T (LVDS)* | |
| Y27 | NC | - | | | PR74B | 3 | RDQ73 | C | |
| - | - | - | | | VCCIO3 | 3 | | | |
| Y26 | NC | - | | | PR74A | 3 | RDQ73 | T | |
| W30 | NC | - | | | PR73B | 3 | RDQ73 | C (LVDS)* | |
| W29 | NC | - | | | PR73A | 3 | RDQS73 | T (LVDS)* | |
| - | - | - | | | GNDIO3 | - | | | |
| W25 | NC | - | | | PR72B | 3 | RDQ73 | C | |
| W26 | NC | - | | | PR72A | 3 | RDQ73 | T | |
| U29 | PR59B | 3 | | C (LVDS)* | PR71B | 3 | RDQ73 | C (LVDS)* | |
| V29 | PR59A | 3 | | T (LVDS)* | PR71A | 3 | RDQ73 | T (LVDS)* | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| V30 | PR58B | 3 | | C | PR70B | 3 | RDQ73 | C | |
| U30 | PR58A | 3 | | T | PR70A | 3 | RDQ73 | T | |
| W27 | PR57B | 3 | | C (LVDS)* | PR69B | 3 | RDQ73 | C (LVDS)* | |
| W28 | PR57A | 3 | | T (LVDS)* | PR69A | 3 | RDQ73 | T (LVDS)* | |
| V24 | PR55B | 3 | RDQ52 | C | PR67B | 3 | RDQ64 | C | |
| V25 | PR55A | 3 | RDQ52 | T | PR67A | 3 | RDQ64 | T | |
| GNDIO | GNDIO3 | - | | | GNDIO3 | - | | | |
| U28 | PR54B | 3 | RDQ52 | C (LVDS)* | PR66B | 3 | RDQ64 | C (LVDS)* | |
| U27 | PR54A | 3 | RDQ52 | T (LVDS)* | PR66A | 3 | RDQ64 | T (LVDS)* | |
| U23 | PR53B | 3 | RDQ52 | C | PR65B | 3 | RDQ64 | C | |
| V23 | PR53A | 3 | RDQ52 | T | PR65A | 3 | RDQ64 | T | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| V26 | PR52B | 3 | RDQ52 | C (LVDS)* | PR64B | 3 | RDQ64 | C (LVDS)* | |
| U26 | PR52A | 3 | RDQS52 | T (LVDS)* | PR64A | 3 | RDQS64 | T (LVDS)* | |
| U25 | PR51B | 3 | RDQ52 | C | PR63B | 3 | RDQ64 | C | |
| GNDIO | GNDIO3 | - | | | GNDIO3 | - | | | |
| U24 | PR51A | 3 | RDQ52 | T | PR63A | 3 | RDQ64 | T | |
| T30 | PR50B | 3 | RDQ52 | C (LVDS)* | PR62B | 3 | RDQ64 | C (LVDS)* | |
| R30 | PR50A | 3 | RDQ52 | T (LVDS)* | PR62A | 3 | RDQ64 | T (LVDS)* | |
| T23 | PR49B | 3 | RDQ52 | C | PR61B | 3 | RDQ64 | C | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| T22 | PR49A | 3 | RDQ52 | T | PR61A | 3 | RDQ64 | T | |

**LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA
 (Cont.)**

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| J16 | PT51B | 1 | | C | PT60B | 1 | | C | |
| G15 | PT51A | 1 | | T | PT60A | 1 | | T | |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | | |
| C16 | PT50B | 1 | | C | PT59B | 1 | | C | |
| D16 | PT50A | 1 | | T | PT59A | 1 | | T | |
| J15 | PT49B | 1 | | C | PT58B | 1 | | C | |
| H15 | PT49A | 1 | | T | PT58A | 1 | | T | |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| A15 | PT48B | 1 | VREF2_1 | C | PT57B | 1 | VREF2_1 | C | |
| B15 | PT48A | 1 | VREF1_1 | T | PT57A | 1 | VREF1_1 | T | |
| F15 | PT47B | 1 | PCLKC1_0 | C | PT56B | 1 | PCLKC1_0 | C | |
| E16 | PT47A | 1 | PCLKT1_0 | T | PT56A | 1 | PCLKT1_0 | T | |
| C15 | PT46B | 0 | PCLKC0_0 | C | PT55B | 0 | PCLKC0_0 | C | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| D15 | PT46A | 0 | PCLKT0_0 | T | PT55A | 0 | PCLKT0_0 | T | |
| C14 | PT45B | 0 | VREF2_0 | C | PT54B | 0 | VREF2_0 | C | |
| E15 | PT45A | 0 | VREF1_0 | T | PT54A | 0 | VREF1_0 | T | |
| G14 | PT44B | 0 | | C | PT53B | 0 | | C | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| J14 | PT44A | 0 | | T | PT53A | 0 | | T | |
| F14 | PT43B | 0 | | C | PT52B | 0 | | C | |
| H14 | PT43A | 0 | | T | PT52A | 0 | | T | |
| A14 | PT42B | 0 | | C | PT51B | 0 | | C | |
| B14 | PT42A | 0 | | T | PT51A | 0 | | T | |
| D13 | PT41B | 0 | | C | PT50B | 0 | | C | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| F13 | PT41A | 0 | | T | PT50A | 0 | | T | |
| G13 | PT40B | 0 | | C | PT49B | 0 | | C | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| J11 | PT40A | 0 | | T | PT49A | 0 | | T | |
| D4 | PT38B | 0 | | C | PT47B | 0 | | C | |
| D5 | PT38A | 0 | | T | PT47A | 0 | | T | |
| E5 | PT37B | 0 | | C | PT46B | 0 | | C | |
| F6 | PT37A | 0 | | T | PT46A | 0 | | T | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| F7 | PT34B | 0 | | C | PT43B | 0 | | C | |
| D8 | PT34A | 0 | | T | PT43A | 0 | | T | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| J13 | PT32B | 0 | | C | PT41B | 0 | | C | |
| G11 | PT32A | 0 | | T | PT41A | 0 | | T | |
| H13 | PT31B | 0 | | C | PT40B | 0 | | C | |
| H12 | PT31A | 0 | | T | PT40A | 0 | | T | |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| E8 | PT30B | 0 | | C | PT39B | 0 | | C | |
| D9 | PT30A | 0 | | T | PT39A | 0 | | T | |
| D12 | PT28B | 0 | | C | PT37B | 0 | | C | |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |

LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M100E/SE | | | | |
|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| GNDIO | GNDIO2 | - | | |
| M27 | PR47B | 2 | RDQ45 | C (LVDS)* |
| M28 | PR47A | 2 | RDQ45 | T (LVDS)* |
| H30 | PR46B | 2 | RDQ45 | C |
| G30 | PR46A | 2 | RDQ45 | T |
| VCCIO | VCCIO2 | 2 | | |
| M25 | PR45B | 2 | RDQ45 | C (LVDS)* |
| M26 | PR45A | 2 | RDQS45 | T (LVDS)* |
| L30 | PR44B | 2 | RDQ45 | C |
| GNDIO | GNDIO2 | - | | |
| L29 | PR44A | 2 | RDQ45 | T |
| L28 | PR43B | 2 | RDQ45 | C (LVDS)* |
| L27 | PR43A | 2 | RDQ45 | T (LVDS)* |
| H29 | PR42B | 2 | RDQ45 | C |
| VCCIO | VCCIO2 | 2 | | |
| G29 | PR42A | 2 | RDQ45 | T |
| L22 | PR41B | 2 | RDQ45 | C (LVDS)* |
| M22 | PR41A | 2 | RDQ45 | T (LVDS)* |
| F30 | PR40B | 2 | | C |
| GNDIO | GNDIO2 | - | | |
| F29 | PR40A | 2 | | T |
| VCCIO | VCCIO2 | 2 | | |
| GNDIO | GNDIO2 | - | | |
| E30 | PR34B | 2 | RDQ32 | C (LVDS)* |
| E29 | PR34A | 2 | RDQ32 | T (LVDS)* |
| - | - | - | | |
| L25 | PR33B | 2 | RDQ32 | C |
| L26 | PR33A | 2 | RDQ32 | T |
| VCCIO | VCCIO2 | 2 | | |
| H28 | PR32B | 2 | RDQ32 | C (LVDS)* |
| J28 | PR32A | 2 | RDQS32 | T (LVDS)* |
| G28 | PR31B | 2 | RDQ32 | C |
| GNDIO | GNDIO2 | - | | |
| G27 | PR31A | 2 | RDQ32 | T |
| L24 | PR30B | 2 | RDQ32 | C (LVDS)* |
| L23 | PR30A | 2 | RDQ32 | T (LVDS)* |
| D30 | PR29B | 2 | RDQ32 | C |
| VCCIO | VCCIO2 | 2 | | |
| D29 | PR29A | 2 | RDQ32 | T |
| K24 | PR28B | 2 | RDQ32 | C (LVDS)* |
| K25 | PR28A | 2 | RDQ32 | T (LVDS)* |
| J27 | PR26B | 2 | RDQ23 | C |
| GNDIO | GNDIO2 | - | | |

Industrial

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-----------------|------|---------|-------|---------|------|-------|----------|
| LFE2M20E-5F484I | 304 | 1.2V | -5 | fpBGA | 484 | IND | 20 |
| LFE2M20E-6F484I | 304 | 1.2V | -6 | fpBGA | 484 | IND | 20 |
| LFE2M20E-5F256I | 140 | 1.2V | -5 | fpBGA | 256 | IND | 20 |
| LFE2M20E-6F256I | 140 | 1.2V | -6 | fpBGA | 256 | IND | 20 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-----------------|------|---------|-------|---------|------|-------|----------|
| LFE2M35E-5F672I | 410 | 1.2V | -5 | fpBGA | 672 | IND | 35 |
| LFE2M35E-6F672I | 410 | 1.2V | -6 | fpBGA | 672 | IND | 35 |
| LFE2M35E-5F484I | 303 | 1.2V | -5 | fpBGA | 484 | IND | 35 |
| LFE2M35E-6F484I | 303 | 1.2V | -6 | fpBGA | 484 | IND | 35 |
| LFE2M35E-5F256I | 140 | 1.2V | -5 | fpBGA | 256 | IND | 35 |
| LFE2M35E-6F256I | 140 | 1.2V | -6 | fpBGA | 256 | IND | 35 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-----------------|------|---------|-------|---------|------|-------|----------|
| LFE2M50E-5F900I | 410 | 1.2V | -5 | fpBGA | 900 | IND | 50 |
| LFE2M50E-6F900I | 410 | 1.2V | -6 | fpBGA | 900 | IND | 50 |
| LFE2M50E-5F672I | 372 | 1.2V | -5 | fpBGA | 672 | IND | 50 |
| LFE2M50E-6F672I | 372 | 1.2V | -6 | fpBGA | 672 | IND | 50 |
| LFE2M50E-5F484I | 270 | 1.2V | -5 | fpBGA | 484 | IND | 50 |
| LFE2M50E-6F484I | 270 | 1.2V | -6 | fpBGA | 484 | IND | 50 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M70E-5F1152I | 436 | 1.2V | -5 | fpBGA | 1152 | IND | 70 |
| LFE2M70E-6F1152I | 436 | 1.2V | -6 | fpBGA | 1152 | IND | 70 |
| LFE2M70E-5F900I | 416 | 1.2V | -5 | fpBGA | 900 | IND | 70 |
| LFE2M70E-6F900I | 416 | 1.2V | -6 | fpBGA | 900 | IND | 70 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M100E-5F1152I | 520 | 1.2V | -5 | fpBGA | 1152 | IND | 100 |
| LFE2M100E-6F1152I | 520 | 1.2V | -6 | fpBGA | 1152 | IND | 100 |
| LFE2M100E-5F900I | 416 | 1.2V | -5 | fpBGA | 900 | IND | 100 |
| LFE2M100E-6F900I | 416 | 1.2V | -6 | fpBGA | 900 | IND | 100 |