

Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 11875 |
| Number of Logic Elements/Cells | 95000 |
| Total RAM Bits | 5435392 |
| Number of I/O | 520 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1152-BBGA |
| Supplier Device Package | 1152-FPBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m100se-6f1152i |

SERDES and PCS (Physical Coding Sublayer)

LatticeECP2M devices feature up to 16 channels of embedded SERDES arranged in quads at the corners of the devices. Figure 2-39 shows the position of the quad blocks in relation to the PFU array for LatticeECP2M70 and LatticeECP2M100 devices. Table 2-15 shows the location of Quads for all the devices.

Each quad contains four dedicated SERDES (Ch0 to Ch3) for high-speed, full-duplex serial data transfer. Each quad also has a PCS block that interfaces to the SERDES channels and contains digital logic to support an array of popular data protocols. PCS also contains logic to the interface to FPGA core.

Figure 2-39. SERDES Quads (LatticeECP2M70/LatticeECP2M100)




Table 2-15. Available SERDES Quads per LatticeECP2M Devices

| Device | URC Quad | ULC Quad | LRC Quad | LLC Quad |
|----------|-----------|-----------|-----------|-----------|
| ECP2M20 | Available | — | — | — |
| ECP2M35 | Available | — | — | — |
| ECP2M50 | Available | — | Available | — |
| ECP2M70 | Available | Available | Available | Available |
| ECP2M100 | Available | Available | Available | Available |

SERDES Block

A differential receiver receives the serial encoded data stream, equalizes the signal, extracts the buried clock and de-serializes the data-stream before passing the 8- or 10-bit data to the PCS logic. The transmit channel receives the parallel (8- or 10-bit) encoded data, serializes the data and transmits the serial bit stream through the differential buffers. There is a single transmit clock per quad. Figure 2-40 shows a single channel SERDES and its interface to the PCS logic. Each SERDES receiver channel provides a recovered clock to the PCS block and to the FPGA core logic.

LatticeECP2M Initialization Supply Current^{1, 2, 3, 4}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typ. ^{5, 6, 7} | Units |
|--------------|--------------------------------------|-------------|-------------------------|-------|
| I_{CC} | Core Power Supply Current | ECP2M20 | 41 | mA |
| | | ECP2M35 | 107 | mA |
| | | ECP2M50 | 169 | mA |
| | | ECP2M70 | 254 | mA |
| | | ECP2M100 | 378 | mA |
| I_{CCAUX} | Auxiliary Power Supply Current | ECP2M20 | 30 | mA |
| | | ECP2M35 | 30 | mA |
| | | ECP2M50 | 30 | mA |
| | | ECP2M70 | 30 | mA |
| | | ECP2M100 | 30 | mA |
| I_{CCGPLL} | GPLL Power Supply Current (per GPLL) | All Devices | 0.5 | mA |
| I_{CCSPLL} | SPLL Power Supply Current (per SPLL) | All Devices | 0.5 | mA |
| I_{CCIO} | Bank Power Supply Current (per Bank) | All Devices | 3 | mA |
| I_{CCJ} | VCCJ Power Supply Current | All Devices | 4 | mA |

1. Until DONE signal is active.
2. For further information about supply current, please see the list of additional technical documentation at the end of this data sheet.
3. Assumes all outputs are tristated, all inputs are configured as LVC MOS and held at the V_{CCIO} or GND.
4. Frequency 0MHz.
5. $T_J = 25^\circ\text{C}$, power supplies at nominal voltage.
6. A specific configuration pattern is used that scales with the size of the device; consists of 75% PFU utilization, 50% EBR, and 25% I/O configuration.
7. Values shown in this column are the typical average DC current during configuration. Use the Power Calculator tool to find the peak startup current.

SERDES High Speed Data Receiver (LatticeECP2M Family Only)

Table 3-11. Serial Input Data Specifications

| Symbol | Description | Min. | Typ. | Max. | Units |
|------------------------|---|------|----------------------------------|-------------------------|---------|
| RX-CIDs | Stream of nontransitions ¹ (CID = Consecutive Identical Digits) @ 10 ⁻¹² BER | | 7 @ 3.125 Gbps 20 @ 1.25 Gbps | | Bits |
| V _{RX-DIFF-S} | Differential input sensitivity | 100 | — | — | mV, p-p |
| V _{RX-IN} | Input levels | 0 | — | V _{CCRX} + 0.8 | V |
| V _{RX-CM-DC} | Input common mode range (DC coupled) | 0.5 | — | 1.2 | V |
| V _{RX-CM-AC} | Input common mode range (AC coupled) ³ | 0 | — | 1.5 | V |
| T _{RX-RELOCK} | CDR re-lock time ² | — | — | 3000 | Bits |
| Z _{RX-TERM} | Input termination 50/75 Ohm/High Z | — | 50 | | Ohms |
| RL _{RX-RL} | Return loss (without package) | — | 9 | — | dB |

1. This is the number of bits allowed without a transition on the incoming data stream when using DC coupling.
2. This is the typical number of bit times to re-lock to a new phase of frequency within +/- 300 ppm, assuming 8b10b encoded data and the CDR is in lock state. When CDR is in un-lock state, or reset is applied, the total re-lock settling time will be approximately 4ms including analog settle time, calibration time, and acquisition time.
3. AC coupling is used to interface to LVPECL and LVDS.

Input Data Jitter Tolerance

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have recently modified specifications to indicate tolerance levels for different jitter types as they relate to specific protocols (e.g. FC, etc.). Sinusoidal jitter is considered to be a worst case jitter type.

Table 3-12. Receiver Total Jitter Tolerance Specification¹

| Description | Frequency | Condition | Min. | Typ. | Max. | Units |
|---------------|-----------------------|-------------------------|------|------|------|---------|
| Deterministic | 3.125 Gbps | 600 mV differential eye | — | — | 0.54 | UI, p-p |
| Random | | 600 mV differential eye | — | — | 0.26 | UI, p-p |
| Total | | 600 mV differential eye | — | — | 0.80 | UI, p-p |
| Deterministic | 2.5 Gbps | 600 mV differential eye | — | — | 0.61 | UI, p-p |
| Random | | 600 mV differential eye | — | — | 0.22 | UI, p-p |
| Total | | 600 mV differential eye | — | — | 0.81 | UI, p-p |
| Deterministic | 1.25 Gbps | 600 mV differential eye | — | — | 0.53 | UI, p-p |
| Random | | 600 mV differential eye | — | — | 0.22 | UI, p-p |
| Total | | 600 mV differential eye | — | — | 0.80 | UI, p-p |
| Deterministic | 250 Mbps ² | 600 mV differential eye | — | — | 0.42 | UI, p-p |
| Random | | 600 mV differential eye | — | — | 0.10 | UI, p-p |
| Total | | 600 mV differential eye | — | — | 0.60 | UI, p-p |

1. Values are measured with PRBS 2⁷-1, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, voltages are nominal, room temperature.

2. Jitter specification is limited by measurement equipment capability.

LFE2-20E/SE Logic Signal Connections: 256 fpBGA (Cont.)

| LFE2-20E/SE | | | | | |
|-------------|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| P5 | P5 | VCCIO5 | 5 | | |
| K5 | K5 | VCCIO6 | 6 | | |
| M3 | M3 | VCCIO6 | 6 | | |
| E3 | E3 | VCCIO7 | 7 | | |
| G5 | G5 | VCCIO7 | 7 | | |
| T15 | T15 | VCCIO8 | 8 | | |
| A1 | A1 | GND | - | | |
| A16 | A16 | GND | - | | |
| B12 | B12 | GND | - | | |
| B5 | B5 | GND | - | | |
| C8 | C8 | GND | - | | |
| E15 | E15 | GND | - | | |
| E2 | E2 | GND | - | | |
| H14 | H14 | GND | - | | |
| H8 | H8 | GND | - | | |
| H9 | H9 | GND | - | | |
| J3 | J3 | GND | - | | |
| J8 | J8 | GND | - | | |
| J9 | J9 | GND | - | | |
| M15 | M15 | GND | - | | |
| M2 | M2 | GND | - | | |
| P9 | P9 | GND | - | | |
| R12 | R12 | GND | - | | |
| R5 | R5 | GND | - | | |
| T1 | T1 | GND | - | | |
| T16 | T16 | GND | - | | |

* Supports true LVDS. Other differential signals must be emulated with external resistors.

** These dedicated input pins can be used for GPLLs or GDLLs within the respective quadrant.

Note: VCCIO and GND pads are used to determine the average DC current drawn by I/Os between GND/VCCIO connections, or between the last GND/VCCIO in an I/O bank and the end of an I/O bank. The substrate pads listed in the Pin Table do not necessarily have a one to one connection with a package ball or pin.

LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-20E/20SE | | | | | LFE2-35E/35SE | | | | |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| GND | GNDIO5 | - | | | GNDIO5 | - | | | |
| W10 | PB11A | 5 | BDQ15 | T | PB11A | 5 | BDQ15 | T | |
| Y10 | PB11B | 5 | BDQ15 | C | PB11B | 5 | BDQ15 | C | |
| W11 | PB12A | 5 | BDQ15 | T | PB12A | 5 | BDQ15 | T | |
| AA10 | PB12B | 5 | BDQ15 | C | PB12B | 5 | BDQ15 | C | |
| AC8 | PB13A | 5 | BDQ15 | T | PB13A | 5 | BDQ15 | T | |
| AD8 | PB13B | 5 | BDQ15 | C | PB13B | 5 | BDQ15 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AB8 | PB14A | 5 | BDQ15 | T | PB14A | 5 | BDQ15 | T | |
| AB10 | PB14B | 5 | BDQ15 | C | PB14B | 5 | BDQ15 | C | |
| GND | GNDIO5 | - | | | GNDIO5 | - | | | |
| AE6 | PB15A | 5 | BDQS15 | T | PB15A | 5 | BDQS15 | T | |
| AF6 | PB15B | 5 | BDQ15 | C | PB15B | 5 | BDQ15 | C | |
| AA11 | PB16A | 5 | BDQ15 | T | PB16A | 5 | BDQ15 | T | |
| AC9 | PB16B | 5 | BDQ15 | C | PB16B | 5 | BDQ15 | C | |
| AB9 | PB17A | 5 | BDQ15 | T | PB17A | 5 | BDQ15 | T | |
| AD9 | PB17B | 5 | BDQ15 | C | PB17B | 5 | BDQ15 | C | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| Y11 | PB18A | 5 | BDQ15 | T | PB18A | 5 | BDQ15 | T | |
| AB11 | PB18B | 5 | BDQ15 | C | PB18B | 5 | BDQ15 | C | |
| AE7 | PB19A | 5 | BDQ15 | T | PB19A | 5 | BDQ15 | T | |
| AF7 | PB19B | 5 | BDQ15 | C | PB19B | 5 | BDQ15 | C | |
| GND | GNDIO5 | - | | | GNDIO5 | - | | | |
| AC10 | PB20A | 5 | BDQ24 | T | PB20A | 5 | BDQ24 | T | |
| AD10 | PB20B | 5 | BDQ24 | C | PB20B | 5 | BDQ24 | C | |
| AA12 | PB21A | 5 | BDQ24 | T | PB21A | 5 | BDQ24 | T | |
| W12 | PB21B | 5 | BDQ24 | C | PB21B | 5 | BDQ24 | C | |
| AB12 | PB22A | 5 | BDQ24 | T | PB22A | 5 | BDQ24 | T | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| Y12 | PB22B | 5 | BDQ24 | C | PB22B | 5 | BDQ24 | C | |
| AD12 | PB23A | 5 | BDQ24 | T | PB23A | 5 | BDQ24 | T | |
| AC12 | PB23B | 5 | BDQ24 | C | PB23B | 5 | BDQ24 | C | |
| AC13 | PB24A | 5 | BDQS24 | T | PB24A | 5 | BDQS24 | T | |
| GND | GNDIO5 | - | | | GNDIO5 | - | | | |
| AA13 | PB24B | 5 | BDQ24 | C | PB24B | 5 | BDQ24 | C | |
| AD13 | PB25A | 5 | BDQ24 | T | PB25A | 5 | BDQ24 | T | |
| AC14 | PB25B | 5 | BDQ24 | C | PB25B | 5 | BDQ24 | C | |
| AE8 | PB26A | 5 | BDQ24 | T | PB26A | 5 | BDQ24 | T | |
| VCCIO | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AF8 | PB26B | 5 | BDQ24 | C | PB26B | 5 | BDQ24 | C | |
| AB15 | PB27A | 5 | BDQ24 | T | PB27A | 5 | BDQ24 | T | |
| Y13 | PB27B | 5 | BDQ24 | C | PB27B | 5 | BDQ24 | C | |
| AE9 | PB28A | 5 | BDQ24 | T | PB28A | 5 | BDQ24 | T | |
| GND | GNDIO5 | - | | | GNDIO5 | - | | | |
| AF9 | PB28B | 5 | BDQ24 | C | PB28B | 5 | BDQ24 | C | |
| W13 | PB29A | 5 | BDQ33 | T | PB29A | 5 | BDQ33 | T | |

LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-50E/SE | | | | | LFE2-70E/SE | | | | |
|-------------|-------------------|------|------------------------|--------------|-------------------|------|------------------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| L2 | PL24B | 7 | LDQ24 | C (LVDS)* | PL37B | 7 | LDQ37 | C (LVDS)* | |
| L1 | PL25A | 7 | LUM0_SPLL_IN_A/LDQ24 | T | PL38A | 7 | LUM0_SPLL_IN_A/LDQ37 | T | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| M2 | PL25B | 7 | LUM0_SPLLC_IN_A/LDQ24 | C | PL38B | 7 | LUM0_SPLLC_IN_A/LDQ37 | C | |
| M1 | PL26A | 7 | LUM0_SPLLFB_IN_A/LDQ24 | T | PL39A | 7 | LUM0_SPLLFB_IN_A/LDQ37 | T | |
| N2 | PL26B | 7 | LUM0_SPLLC_FB_A/LDQ24 | C | PL39B | 7 | LUM0_SPLLC_FB_A/LDQ37 | C | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| M8 | VCCPLL | 7 | | | NC | - | | | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| N1 | PL37A | 7 | LDQ41 | | PL50A | 7 | LDQ54 | | |
| L8 | PL38A | 7 | LDQ41 | T | PL51A | 7 | LDQ54 | T | |
| K8 | PL38B | 7 | LDQ41 | C | PL51B | 7 | LDQ54 | C | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| L6 | PL39A | 7 | LDQ41 | T (LVDS)* | PL52A | 7 | LDQ54 | T (LVDS)* | |
| K5 | PL39B | 7 | LDQ41 | C (LVDS)* | PL52B | 7 | LDQ54 | C (LVDS)* | |
| L7 | PL40A | 7 | LDQ41 | T | PL53A | 7 | LDQ54 | T | |
| L5 | PL40B | 7 | LDQ41 | C | PL53B | 7 | LDQ54 | C | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| P1 | PL41A | 7 | LDQS41 | T (LVDS)* | PL54A | 7 | LDQS54 | T (LVDS)* | |
| P2 | PL41B | 7 | LDQ41 | C (LVDS)* | PL54B | 7 | LDQ54 | C (LVDS)* | |
| M6 | PL42A | 7 | LDQ41 | T | PL55A | 7 | LDQ54 | T | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| N8 | PL42B | 7 | LDQ41 | C | PL55B | 7 | LDQ54 | C | |
| R1 | PL43A | 7 | LDQ41 | T (LVDS)* | PL56A | 7 | LDQ54 | T (LVDS)* | |
| R2 | PL43B | 7 | LDQ41 | C (LVDS)* | PL56B | 7 | LDQ54 | C (LVDS)* | |
| M7 | PL44A | 7 | PCLKT7_0/LDQ41 | T | PL57A | 7 | PCLKT7_0/LDQ54 | T | |
| GND | GNDIO7 | - | | | GNDIO7 | - | | | |
| N9 | PL44B | 7 | PCLKC7_0/LDQ41 | C | PL57B | 7 | PCLKC7_0/LDQ54 | C | |
| M4 | PL46A | 6 | PCLKT6_0/LDQ50 | T (LVDS)* | PL59A | 6 | PCLKT6_0/LDQ63 | T (LVDS)* | |
| M5 | PL46B | 6 | PCLKC6_0/LDQ50 | C (LVDS)* | PL59B | 6 | PCLKC6_0/LDQ63 | C (LVDS)* | |
| N7 | PL47A | 6 | VREF2_6/LDQ50 | T | PL60A | 6 | VREF2_6/LDQ63 | T | |
| P9 | PL47B | 6 | VREF1_6/LDQ50 | C | PL60B | 6 | VREF1_6/LDQ63 | C | |
| N3 | PL48A | 6 | LDQ50 | T (LVDS)* | PL61A | 6 | LDQ63 | T (LVDS)* | |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| N4 | PL48B | 6 | LDQ50 | C (LVDS)* | PL61B | 6 | LDQ63 | C (LVDS)* | |
| N5 | PL49A | 6 | LDQ50 | T | PL62A | 6 | LDQ63 | T | |
| P7 | PL49B | 6 | LDQ50 | C | PL62B | 6 | LDQ63 | C | |
| T1 | PL50A | 6 | LDQS50 | T (LVDS)* | PL63A | 6 | LDQS63 | T (LVDS)* | |
| GND | GNDIO6 | - | | | GNDIO6 | - | | | |
| T2 | PL50B | 6 | LDQ50 | C (LVDS)* | PL63B | 6 | LDQ63 | C (LVDS)* | |
| P8 | PL51A | 6 | LDQ50 | T | PL64A | 6 | LDQ63 | T | |
| P6 | PL51B | 6 | LDQ50 | C | PL64B | 6 | LDQ63 | C | |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| P5 | PL52A | 6 | LDQ50 | T (LVDS)* | PL65A | 6 | LDQ63 | T (LVDS)* | |
| P4 | PL52B | 6 | LDQ50 | C (LVDS)* | PL65B | 6 | LDQ63 | C (LVDS)* | |

LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-50E/SE | | | | | LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| AE17 | PB60B | 4 | BDQ60 | C | PB69B | 4 | BDQ69 | C | |
| AB19 | PB61A | 4 | BDQ60 | T | PB70A | 4 | BDQ69 | T | |
| AE19 | PB61B | 4 | BDQ60 | C | PB70B | 4 | BDQ69 | C | |
| AF17 | PB62A | 4 | BDQ60 | T | PB71A | 4 | BDQ69 | T | |
| AE18 | PB62B | 4 | BDQ60 | C | PB71B | 4 | BDQ69 | C | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| W16 | PB63A | 4 | BDQ60 | T | PB72A | 4 | BDQ69 | T | |
| AA17 | PB63B | 4 | BDQ60 | C | PB72B | 4 | BDQ69 | C | |
| AF18 | PB64A | 4 | BDQ60 | T | PB73A | 4 | BDQ69 | T | |
| AF19 | PB64B | 4 | BDQ60 | C | PB73B | 4 | BDQ69 | C | |
| GND | GNDIO4 | - | | | GNDIO4 | - | | | |
| AA19 | PB65A | 4 | BDQ69 | T | PB74A | 4 | BDQ78 | T | |
| W17 | PB65B | 4 | BDQ69 | C | PB74B | 4 | BDQ78 | C | |
| Y19 | PB66A | 4 | BDQ69 | T | PB75A | 4 | BDQ78 | T | |
| Y17 | PB66B | 4 | BDQ69 | C | PB75B | 4 | BDQ78 | C | |
| AF20 | PB67A | 4 | BDQ69 | T | PB76A | 4 | BDQ78 | T | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AE20 | PB67B | 4 | BDQ69 | C | PB76B | 4 | BDQ78 | C | |
| AA20 | PB68A | 4 | BDQ69 | T | PB77A | 4 | BDQ78 | T | |
| W18 | PB68B | 4 | BDQ69 | C | PB77B | 4 | BDQ78 | C | |
| AD20 | PB69A | 4 | BDQS69 | T | PB78A | 4 | BDQS78 | T | |
| GND | GNDIO4 | - | | | GNDIO4 | - | | | |
| AE21 | PB69B | 4 | BDQ69 | C | PB78B | 4 | BDQ78 | C | |
| AF21 | PB70A | 4 | BDQ69 | T | PB79A | 4 | BDQ78 | T | |
| AF22 | PB70B | 4 | BDQ69 | C | PB79B | 4 | BDQ78 | C | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| GND | GNDIO4 | - | | | GNDIO4 | - | | | |
| AE22 | PB74A | 4 | BDQ78 | T | PB92A | 4 | BDQ96 | T | |
| AD22 | PB74B | 4 | BDQ78 | C | PB92B | 4 | BDQ96 | C | |
| AF23 | PB75A | 4 | BDQ78 | T | PB93A | 4 | BDQ96 | T | |
| AE23 | PB75B | 4 | BDQ78 | C | PB93B | 4 | BDQ96 | C | |
| AD23 | PB76A | 4 | BDQ78 | T | PB94A | 4 | BDQ96 | T | |
| AC23 | PB76B | 4 | BDQ78 | C | PB94B | 4 | BDQ96 | C | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AB20 | PB77A | 4 | BDQ78 | T | PB95A | 4 | BDQ96 | T | |
| AC20 | PB77B | 4 | BDQ78 | C | PB95B | 4 | BDQ96 | C | |
| GND | GNDIO4 | - | | | GNDIO4 | - | | | |
| AB21 | PB78A | 4 | BDQS78 | T | PB96A | 4 | BDQS96 | T | |
| AC22 | PB78B | 4 | BDQ78 | C | PB96B | 4 | BDQ96 | C | |
| W19 | PB79A | 4 | BDQ78 | T | PB97A | 4 | BDQ96 | T | |
| AA21 | PB79B | 4 | BDQ78 | C | PB97B | 4 | BDQ96 | C | |
| AF24 | PB80A | 4 | BDQ78 | T | PB98A | 4 | BDQ96 | T | |
| AE24 | PB80B | 4 | BDQ78 | C | PB98B | 4 | BDQ96 | C | |
| VCCIO | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| Y20 | PB81A | 4 | BDQ78 | T | PB99A | 4 | BDQ96 | T | |
| AB22 | PB81B | 4 | BDQ78 | C | PB99B | 4 | BDQ96 | C | |

LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-50E/SE | | | | | LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|---|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| D4 | PT7B | 0 | | C | PT7B | 0 | | | C |
| D3 | PT7A | 0 | | T | PT7A | 0 | | | T |
| C2 | PT6B | 0 | | C | PT6B | 0 | | | C |
| C1 | PT6A | 0 | | T | PT6A | 0 | | | T |
| G8 | PT5B | 0 | | C | PT5B | 0 | | | C |
| GND | GNDIO0 | - | | | GNDIO0 | - | | | |
| G7 | PT5A | 0 | | T | PT5A | 0 | | | T |
| E7 | PT4B | 0 | | C | PT4B | 0 | | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| F7 | PT4A | 0 | | T | PT4A | 0 | | | T |
| E6 | PT3B | 0 | | C | PT3B | 0 | | | C |
| E5 | PT3A | 0 | | T | PT3A | 0 | | | T |
| G6 | PT2B | 0 | VREF2_0 | C | PT2B | 0 | VREF2_0 | | C |
| G5 | PT2A | 0 | VREF1_0 | T | PT2A | 0 | VREF1_0 | | T |
| L12 | VCC | - | | | VCC | - | | | |
| L13 | VCC | - | | | VCC | - | | | |
| L14 | VCC | - | | | VCC | - | | | |
| L15 | VCC | - | | | VCC | - | | | |
| M11 | VCC | - | | | VCC | - | | | |
| M12 | VCC | - | | | VCC | - | | | |
| M15 | VCC | - | | | VCC | - | | | |
| M16 | VCC | - | | | VCC | - | | | |
| N11 | VCC | - | | | VCC | - | | | |
| N16 | VCC | - | | | VCC | - | | | |
| P11 | VCC | - | | | VCC | - | | | |
| P16 | VCC | - | | | VCC | - | | | |
| R11 | VCC | - | | | VCC | - | | | |
| R12 | VCC | - | | | VCC | - | | | |
| R15 | VCC | - | | | VCC | - | | | |
| R16 | VCC | - | | | VCC | - | | | |
| T12 | VCC | - | | | VCC | - | | | |
| T13 | VCC | - | | | VCC | - | | | |
| T14 | VCC | - | | | VCC | - | | | |
| T15 | VCC | - | | | VCC | - | | | |
| D11 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| D6 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| G9 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| K12 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| J12 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| D16 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| D21 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| G18 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| J15 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| K15 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F23 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| J20 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |

LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| AJ6 | PB16A | 5 | BDQ15 | T |
| AK6 | PB16B | 5 | BDQ15 | C |
| VCCIO | VCCIO5 | 5 | | |
| GND | GNDIO5 | - | | |
| AD10 | PB29A | 5 | BDQ33 | T |
| AF10 | PB29B | 5 | BDQ33 | C |
| AC11 | PB30A | 5 | BDQ33 | T |
| AD11 | PB30B | 5 | BDQ33 | C |
| AG9 | PB31A | 5 | BDQ33 | T |
| AH9 | PB31B | 5 | BDQ33 | C |
| VCCIO | VCCIO5 | 99 | | |
| AE11 | PB32A | 5 | BDQ33 | T |
| AG10 | PB32B | 5 | BDQ33 | C |
| GND | GNDIO5 | - | | |
| AJ9 | PB33A | 5 | BDQS33 | T |
| AK9 | PB33B | 5 | BDQ33 | C |
| AF11 | PB34A | 5 | BDQ33 | T |
| AH10 | PB34B | 5 | BDQ33 | C |
| AC12 | PB35A | 5 | BDQ33 | T |
| AE12 | PB35B | 5 | BDQ33 | C |
| VCCIO | VCCIO5 | 5 | | |
| AD12 | PB36A | 5 | BDQ33 | T |
| AF12 | PB36B | 5 | BDQ33 | C |
| AJ10 | PB37A | 5 | BDQ33 | T |
| AK10 | PB37B | 5 | BDQ33 | C |
| GND | GNDIO5 | - | | |
| AG11 | PB38A | 5 | BDQ42 | T |
| AH11 | PB38B | 5 | BDQ42 | C |
| AE13 | PB39A | 5 | BDQ42 | T |
| AC13 | PB39B | 5 | BDQ42 | C |
| AF13 | PB40A | 5 | BDQ42 | T |
| VCCIO | VCCIO5 | 5 | | |
| AD13 | PB40B | 5 | BDQ42 | C |
| AJ11 | PB41A | 5 | BDQ42 | T |
| AK11 | PB41B | 5 | BDQ42 | C |
| AD14 | PB42A | 5 | BDQS42 | T |
| GND | GNDIO5 | - | | |
| AC14 | PB42B | 5 | BDQ42 | C |
| AG12 | PB43A | 5 | BDQ42 | T |
| AE14 | PB43B | 5 | BDQ42 | C |
| AJ12 | PB44A | 5 | BDQ42 | T |
| VCCIO | VCCIO5 | 5 | | |
| AK12 | PB44B | 5 | BDQ42 | C |

LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2-70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| R14 | GND | - | | |
| R15 | GND | - | | |
| R16 | GND | - | | |
| R17 | GND | - | | |
| R18 | GND | - | | |
| R19 | GND | - | | |
| R20 | GND | - | | |
| T11 | GND | - | | |
| T12 | GND | - | | |
| T13 | GND | - | | |
| T14 | GND | - | | |
| T15 | GND | - | | |
| T16 | GND | - | | |
| T17 | GND | - | | |
| T18 | GND | - | | |
| T19 | GND | - | | |
| T20 | GND | - | | |
| U11 | GND | - | | |
| U12 | GND | - | | |
| U13 | GND | - | | |
| U14 | GND | - | | |
| U15 | GND | - | | |
| U16 | GND | - | | |
| U17 | GND | - | | |
| U18 | GND | - | | |
| U19 | GND | - | | |
| U20 | GND | - | | |
| V12 | GND | - | | |
| V13 | GND | - | | |
| V14 | GND | - | | |
| V15 | GND | - | | |
| V16 | GND | - | | |
| V17 | GND | - | | |
| V18 | GND | - | | |
| V19 | GND | - | | |
| V28 | GND | - | | |
| V3 | GND | - | | |
| W12 | GND | - | | |
| W13 | GND | - | | |
| W14 | GND | - | | |
| W15 | GND | - | | |
| W16 | GND | - | | |
| W17 | GND | - | | |

LFE2M-20E/SE and LFE2M-35E/SE Logic Signal Connections: 256 fpBGA (Cont.)

| LFE2M20E/SE | | | | | LFE2M35E/SE | | | | |
|-------------|-------------------|------|-------------------|--------------|-------------------|------|---------------------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| N11 | CCLK | 8 | | | CCLK | 8 | | | |
| M11 | INITN | 8 | | | INITN | 8 | | | |
| N13 | DONE | 8 | | | DONE | 8 | | | |
| GNDIO | GNDIO8 | - | | | GNDIO8 | - | | | |
| M12 | PR53B | 8 | WRITEN | C | PR68B | 8 | WRITEN | C | |
| M13 | PR53A | 8 | CS1N | T | PR68A | 8 | CS1N | T | |
| N14 | PR52B | 8 | CSN | C | PR67B | 8 | CSN | C | |
| N15 | PR52A | 8 | D0/SPIFASTN | T | PR67A | 8 | D0/SPIFASTN | T | |
| VCCIO | VCCIO8 | 8 | | | VCCIO8 | 8 | | | |
| N16 | PR51B | 8 | D1 | C | PR66B | 8 | D1 | C | |
| M16 | PR51A | 8 | D2 | T | PR66A | 8 | D2 | T | |
| L12 | PR50B | 8 | D3 | C | PR65B | 8 | D3 | C | |
| GNDIO | GNDIO8 | - | | | GNDIO8 | - | | | |
| L13 | PR50A | 8 | D4 | T | PR65A | 8 | D4 | T | |
| L16 | PR49B | 8 | D5 | C | PR64B | 8 | D5 | C | |
| K16 | PR49A | 8 | D6 | T | PR64A | 8 | D6 | T | |
| L14 | PR48B | 8 | D7/SPID0*** | C | PR63B | 8 | D7/SPID0*** | C | |
| VCCIO | VCCIO8 | 8 | | | VCCIO8 | 8 | | | |
| L15 | PR48A | 8 | DI/CSSPI0N | T | PR63A | 8 | DI/CSSPI0N | T | |
| K13 | PR47B | 8 | DOUT/CSON/CSSPI1N | C | PR62B | 8 | DOUT/CSON/CSSPI1N | C | |
| K14 | PR47A | 8 | BUSY/SISPI | T | PR62A | 8 | BUSY/SISPI | T | |
| K11 | RLM0_PLLCAP | 3 | | | RLM0_PLLCAP | 3 | | | |
| K15 | PR45B | 3 | RLM0_GDLLC_FB_A | C | PR60B | 3 | RLM0_GDLLC_FB_A/RDQ57 | C | |
| GNDIO | GNDIO3 | - | | | GNDIO3 | - | | | |
| J16 | PR45A | 3 | RLM0_GDLLT_FB_A | T | PR60A | 3 | RLM0_GDLLT_FB_A/RDQ57 | T | |
| H16 | PR44B | 3 | RLM0_GDLLC_IN_A | C (LVDS)* | PR59B | 3 | RLM0_GDLLC_IN_A**/RDQ57 | C(LVDS)* | |
| J15 | PR44A | 3 | RLM0_GDLLT_IN_A | T (LVDS)* | PR59A | 3 | RLM0_GDLLT_IN_A**/RDQ57 | T (LVDS)* | |
| J14 | PR43B | 3 | RLM0_GPLLIC_IN_A | C | PR58B | 3 | RLM0_GPLLIC_IN_A**/RDQ57 | C | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| J13 | PR43A | 3 | RLM0_GPLLT_IN_A | T | PR58A | 3 | RLM0_GPLLT_IN_A**/RDQ57 | T | |
| H13 | PR42B | 3 | RLM0_GPLLIC_FB_A | C (LVDS)* | PR57B | 3 | RLM0_GPLLIC_FB_A/RDQ57 | C(LVDS)* | |
| H12 | PR42A | 3 | RLM0_GPLLT_FB_A | T (LVDS)* | PR57A | 3 | RLM0_GPLLT_FB_A/RDQS57*** | T (LVDS)* | |
| GNDIO | GNDIO3 | - | | | GNDIO3 | - | | | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| G16 | PR32B | 3 | RLM1_SPLLC_FB_A | C | PR42B | 3 | RLM2_SPLLC_FB_A | C | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| H15 | PR32A | 3 | RLM1_SPLLT_FB_A | T | PR42A | 3 | RLM2_SPLLT_FB_A | T | |
| E16 | PR31B | 3 | RLM1_SPLLC_IN_A | C (LVDS)* | PR41B | 3 | RLM2_SPLLC_IN_A | C(LVDS)* | |
| F15 | PR31A | 3 | RLM1_SPLLT_IN_A | T (LVDS)* | PR41A | 3 | RLM2_SPLLT_IN_A | T (LVDS)* | |
| GNDIO | GNDIO3 | - | | | GNDIO3 | - | | | |
| VCCIO | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| F16 | PR28B | 3 | VREF2_3 | C | PR38B | 3 | VREF2_3 | C | |
| G15 | PR28A | 3 | VREF1_3 | T | PR38A | 3 | VREF1_3 | T | |
| J11 | PR27B | 3 | PCLKC3_0 | C (LVDS)* | PR37B | 3 | PCLKC3_0 | C(LVDS)* | |
| J12 | PR27A | 3 | PCLKT3_0 | T (LVDS)* | PR37A | 3 | PCLKT3_0 | T (LVDS)* | |
| G14 | PR25B | 2 | PCLKC2_0/RDQ22 | C | PR35B | 2 | PCLKC2_0/RDQ32 | C | |
| G13 | PR25A | 2 | PCLKT2_0/RDQ22 | T | PR35A | 2 | PCLKT2_0/RDQ32 | T | |
| GNDIO | GNDIO2 | - | | | GNDIO2 | - | | | |

LFE2M20E/SE and LFE2M35E/SE Logic Signal Connections: 484 fpBGA (Cont.)

| LFE2M20E/SE | | | | | LFE2M35E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|---|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| E13 | PT28B | 1 | | C | PT46B | 1 | | | C |
| D12 | PT28A | 1 | | T | PT46A | 1 | | | T |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | | |
| A9 | PT27B | 1 | | C | PT45B | 1 | | | C |
| A8 | PT27A | 1 | | T | PT45A | 1 | | | T |
| A7 | PT26B | 1 | | C | PT44B | 1 | | | C |
| A6 | PT26A | 1 | | T | PT44A | 1 | | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| E12 | PT25B | 1 | | C | PT43B | 1 | | | C |
| F12 | PT25A | 1 | | T | PT43A | 1 | | | T |
| A5 | PT24B | 1 | | C | PT42B | 1 | | | C |
| A4 | PT24A | 1 | | T | PT42A | 1 | | | T |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | | |
| B7 | PT23B | 1 | | C | PT41B | 1 | | | C |
| B8 | PT23A | 1 | | T | PT41A | 1 | | | T |
| G11 | PT22B | 1 | | C | PT40B | 1 | | | C |
| E11 | PT22A | 1 | | T | PT40A | 1 | | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| D11 | PT21B | 1 | VREF2_1 | C | PT39B | 1 | VREF2_1 | | C |
| D10 | PT21A | 1 | VREF1_1 | T | PT39A | 1 | VREF1_1 | | T |
| F11 | PT20A | 1 | PCLKT1_0 | T | PT38A | 1 | PCLKT1_0 | | T |
| G10 | PT20B | 1 | PCLKC1_0 | C | PT38B | 1 | PCLKC1_0 | | C |
| G9 | PT19B | 0 | PCLKC0_0 | C | PT37B | 0 | PCLKC0_0 | | C |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| F9 | PT19A | 0 | PCLKT0_0 | T | PT37A | 0 | PCLKT0_0 | | T |
| C9 | PT18B | 0 | VREF2_0 | C | PT36B | 0 | VREF2_0 | | C |
| D9 | PT18A | 0 | VREF1_0 | T | PT36A | 0 | VREF1_0 | | T |
| A2 | PT17B | 0 | | C | PT35B | 0 | | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| A3 | PT17A | 0 | | T | PT35A | 0 | | | T |
| B3 | PT16B | 0 | | C | PT34B | 0 | | | C |
| C4 | PT16A | 0 | | T | PT34A | 0 | | | T |
| E10 | PT15B | 0 | | C | PT33B | 0 | | | C |
| F10 | PT15A | 0 | | T | PT33A | 0 | | | T |
| C7 | PT14B | 0 | | C | PT32B | 0 | | | C |
| GNDIO | GNDIO0 | - | | | GNDIO0 | - | | | |
| B6 | PT14A | 0 | | T | PT32A | 0 | | | T |
| C6 | PT13B | 0 | | C | PT31B | 0 | | | C |
| VCCIO | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| C5 | PT13A | 0 | | T | PT31A | 0 | | | T |
| C8 | PT12B | 0 | | C | PT30B | 0 | | | C |
| D8 | PT12A | 0 | | T | PT30A | 0 | | | T |
| E8 | PT11B | 0 | | C | PT29B | 0 | | | C |
| E9 | PT11A | 0 | | T | PT29A | 0 | | | T |
| - | - | - | | | GNDIO0 | - | | | |
| - | - | - | | | VCCIO0 | 0 | | | |
| F8 | PT10B | 0 | | C | PT10B | 0 | | | C |
| G8 | PT10A | 0 | | T | PT10A | 0 | | | T |

LFE2M50E/SE Logic Signal Connections: 484 fpBGA (Cont.)

| LFE2M50E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| G5 | VCCIO7 | 7 | | |
| J8 | VCCIO7 | 7 | | |
| K4 | VCCIO7 | 7 | | |
| AA22 | VCCIO8 | 8 | | |
| U19 | VCCIO8 | 8 | | |
| H11 | VCCAUX | - | | |
| H12 | VCCAUX | - | | |
| L15 | VCCAUX | - | | |
| L8 | VCCAUX | - | | |
| M15 | VCCAUX | - | | |
| M8 | VCCAUX | - | | |
| R11 | VCCAUX | - | | |
| R12 | VCCAUX | - | | |
| A1 | GND | - | | |
| A10 | GND | - | | |
| A16 | GND | - | | |
| A22 | GND | - | | |
| AA19 | GND | - | | |
| AA4 | GND | - | | |
| AB1 | GND | - | | |
| AB22 | GND | - | | |
| B13 | GND | - | | |
| B19 | GND | - | | |
| B4 | GND | - | | |
| D16 | GND | - | | |
| D2 | GND | - | | |
| D21 | GND | - | | |
| D7 | GND | - | | |
| G19 | GND | - | | |
| G4 | GND | - | | |
| H10 | GND | - | | |
| H13 | GND | - | | |
| J14 | GND | - | | |
| J9 | GND | - | | |
| K10 | GND | - | | |
| K11 | GND | - | | |
| K12 | GND | - | | |
| K13 | GND | - | | |
| K15 | GND | - | | |
| K20 | GND | - | | |
| K3 | GND | - | | |
| K8 | GND | - | | |
| L10 | GND | - | | |

LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2M35E/SE | | | | | LFE2M50E/SE | | | | |
|-------------|-------------------|------|------------------------|--------------|-------------------|------|------------------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| GNDIO | GNDIO7 | - | | | GNDIO7 | - | | | |
| K5 | PL23A | 7 | LDQS23 | T (LVDS)* | PL27A | 7 | LDQS27 | T* | |
| L5 | PL23B | 7 | LDQ23 | C (LVDS)* | PL27B | 7 | LDQ27 | C* | |
| K4 | PL24A | 7 | LDQ23 | T | PL28A | 7 | LDQ27 | T | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| L4 | PL24B | 7 | LDQ23 | C | PL28B | 7 | LDQ27 | C | |
| K3 | PL25A | 7 | LDQ23 | T (LVDS)* | PL29A | 7 | LDQ27 | T* | |
| L3 | PL25B | 7 | LDQ23 | C (LVDS)* | PL29B | 7 | LDQ27 | C* | |
| J1 | PL26A | 7 | LDQ23 | T | PL30A | 7 | LDQ27 | T | |
| GNDIO | GNDIO7 | - | | | GNDIO7 | - | | | |
| K2 | PL26B | 7 | LDQ23 | C | PL30B | 7 | LDQ27 | C | |
| K1 | PL28A | 7 | LUM1_SPLLTT_IN_A/LDQ32 | T (LVDS)* | PL32A | 7 | LUM3_SPLLTT_IN_A/LDQ36 | T* | |
| L1 | PL28B | 7 | LUM1_SPLLC_IN_A/LDQ32 | C (LVDS)* | PL32B | 7 | LUM3_SPLLC_IN_A/LDQ36 | C* | |
| K8 | PL29A | 7 | LUM1_SPLLTT_FB_A/LDQ32 | T | PL33A | 7 | LUM3_SPLLTT_FB_A/LDQ36 | T | |
| M5 | PL29B | 7 | LUM1_SPLLC_FB_A/LDQ32 | C | PL33B | 7 | LUM3_SPLLC_FB_A/LDQ36 | C | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| M4 | PL30A | 7 | LDQ32 | T (LVDS)* | PL34A | 7 | LDQ36 | T* | |
| M3 | PL30B | 7 | LDQ32 | C (LVDS)* | PL34B | 7 | LDQ36 | C* | |
| L8 | PL31A | 7 | LDQ32 | T | PL35A | 7 | LDQ36 | T | |
| M6 | PL31B | 7 | LDQ32 | C | PL35B | 7 | LDQ36 | C | |
| GNDIO | GNDIO7 | - | | | GNDIO7 | - | | | |
| M1 | PL32A | 7 | LDQS32 | T (LVDS)* | PL36A | 7 | LDQS36 | T* | |
| N1 | PL32B | 7 | LDQ32 | C (LVDS)* | PL36B | 7 | LDQ36 | C* | |
| N3 | PL33A | 7 | LDQ32 | T | PL37A | 7 | LDQ36 | T | |
| VCCIO | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| N2 | PL33B | 7 | LDQ32 | C | PL37B | 7 | LDQ36 | C | |
| N5 | PL34A | 7 | LDQ32 | T (LVDS)* | PL38A | 7 | LDQ36 | T* | |
| N4 | PL34B | 7 | LDQ32 | C (LVDS)* | PL38B | 7 | LDQ36 | C* | |
| M7 | PL35A | 7 | PCLKT7_0/LDQ32 | T | PL39A | 7 | PCLKT7_0/LDQ36 | T | |
| GNDIO | GNDIO7 | - | | | GNDIO7 | - | | | |
| M8 | PL35B | 7 | PCLKC7_0/LDQ32 | C | PL39B | 7 | PCLKC7_0/LDQ36 | C | |
| P3 | PL37A | 6 | PCLKT6_0 | T (LVDS)* | PL41A | 6 | PCLKT6_0 | T* | |
| P2 | PL37B | 6 | PCLKC6_0 | C (LVDS)* | PL41B | 6 | PCLKC6_0 | C* | |
| P5 | PL38A | 6 | VREF2_6 | T | PL42A | 6 | VREF2_6 | T | |
| N6 | PL38B | 6 | VREF1_6 | C | PL42B | 6 | VREF1_6 | C | |
| P4 | PL39A | 6 | | T (LVDS)* | PL43A | 6 | | T* | |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| R3 | PL39B | 6 | | C (LVDS)* | PL43B | 6 | | C* | |
| P6 | PL40A | 6 | | T | PL44A | 6 | | T | |
| N7 | NC | - | | | PL44B | 6 | | C | |
| P1 | PL41A | 6 | LLM2_SPLLTT_IN_A | T (LVDS)* | PL45A | 6 | LLM3_SPLLTT_IN_A | T* | |
| GNDIO | GNDIO6 | - | | | GNDIO6 | - | | | |
| R1 | PL41B | 6 | LLM2_SPLLC_IN_A | C (LVDS)* | PL45B | 6 | LLM3_SPLLC_IN_A | C* | |
| N8 | PL42A | 6 | LLM2_SPLLTT_FB_A | T | PL46A | 6 | LLM3_SPLLTT_FB_A | T | |
| R5 | PL42B | 6 | LLM2_SPLLC_FB_A | C | PL46B | 6 | LLM3_SPLLC_FB_A | C | |
| VCCIO | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| T3 | PL44A | 6 | LDQ48 | T (LVDS)* | PL48A | 6 | LDQ52 | T* | |
| T4 | PL44B | 6 | LDQ48 | C (LVDS)* | PL48B | 6 | LDQ52 | C* | |

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| A21 | URC_SQ_VCCOB3 | 12 | | | URC_SQ_VCCOB3 | 12 | | |
| A22 | URC_SQ_HDOUTP3 | 12 | | T | URC_SQ_HDOUTP3 | 12 | | T |
| C21 | URC_SQ_VCCTX3 | 12 | | | URC_SQ_VCCTX3 | 12 | | |
| B19 | URC_SQ_HDINN3 | 12 | | C | URC_SQ_HDINN3 | 12 | | C |
| B18 | URC_SQ_VCCIB3 | 12 | | | URC_SQ_VCCIB3 | 12 | | |
| A19 | URC_SQ_HDINP3 | 12 | | T | URC_SQ_HDINP3 | 12 | | T |
| C18 | URC_SQ_VCCRX3 | 12 | | | URC_SQ_VCCRX3 | 12 | | |
| D23 | PT73B | 1 | | C | PT82B | 1 | | C |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| E21 | PT73A | 1 | | T | PT82A | 1 | | T |
| D26 | PT72B | 1 | | C | PT81B | 1 | | C |
| E26 | PT72A | 1 | | T | PT81A | 1 | | T |
| E23 | PT71B | 1 | | C | PT80B | 1 | | C |
| - | - | - | | | VCCIO1 | 1 | | |
| G22 | PT71A | 1 | | T | PT80A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | - | - | | |
| D22 | PT70B | 1 | | C | PT79B | 1 | | C |
| F21 | PT70A | 1 | | T | PT79A | 1 | | T |
| G18 | PT69B | 1 | | C | PT78B | 1 | | C |
| H18 | PT69A | 1 | | T | PT78A | 1 | | T |
| D20 | PT68B | 1 | | C | PT77B | 1 | | C |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| D21 | PT68A | 1 | | T | PT77A | 1 | | T |
| E20 | PT67B | 1 | | C | PT76B | 1 | | C |
| E19 | PT67A | 1 | | T | PT76A | 1 | | T |
| D19 | PT66B | 1 | | C | PT75B | 1 | | C |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| E18 | PT66A | 1 | | T | PT75A | 1 | | T |
| D18 | PT65B | 1 | | C | PT74B | 1 | | C |
| C17 | PT65A | 1 | | T | PT74A | 1 | | T |
| A17 | PT64B | 1 | | C | PT73B | 1 | | C |
| B17 | PT64A | 1 | | T | PT73A | 1 | | T |
| GNDIO | GNDIO1 | - | | | GNDIO1 | - | | |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| J18 | NC | - | | | PT66B | 1 | | C |
| J19 | NC | - | | | PT66A | 1 | | T |
| H17 | NC | - | | | PT65B | 1 | | C |
| J17 | NC | - | | | PT65A | 1 | | T |
| F18 | NC | - | | | PT64B | 1 | | C |
| F17 | NC | - | | | PT64A | 1 | | T |
| - | - | - | | | GNDIO1 | - | | |
| A16 | PT54B | 1 | | C | PT63B | 1 | | C |
| B16 | PT54A | 1 | | T | PT63A | 1 | | T |
| G17 | PT53B | 1 | | C | PT62B | 1 | | C |
| G16 | PT53A | 1 | | T | PT62A | 1 | | T |
| VCCIO | VCCIO1 | 1 | | | VCCIO1 | 1 | | |
| H16 | PT52B | 1 | | C | PT61B | 1 | | C |
| F16 | PT52A | 1 | | T | PT61A | 1 | | T |

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M50E/SE | | | | | LFE2M70E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential | |
| K13 | VCCIO0 | 0 | | | VCCIO0 | 0 | | | |
| D17 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| E22 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| E25 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F19 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| K18 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| K19 | VCCIO1 | 1 | | | VCCIO1 | 1 | | | |
| F28 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| J25 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| K28 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| M21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| M24 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| N21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| N28 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| P21 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| R25 | VCCIO2 | 2 | | | VCCIO2 | 2 | | | |
| AA28 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AB25 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AE28 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| T25 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| U21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| V21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| V28 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| W21 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| W24 | VCCIO3 | 3 | | | VCCIO3 | 3 | | | |
| AA18 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AA19 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AE19 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AF22 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AG17 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AG25 | VCCIO4 | 4 | | | VCCIO4 | 4 | | | |
| AA12 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AA13 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AE12 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AF9 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AG14 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AG6 | VCCIO5 | 5 | | | VCCIO5 | 5 | | | |
| AA3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| AB6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| AE3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| T6 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| U10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| V10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| V3 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| W10 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| W7 | VCCIO6 | 6 | | | VCCIO6 | 6 | | | |
| F3 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |
| J6 | VCCIO7 | 7 | | | VCCIO7 | 7 | | | |

LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M100E/SE | | | | |
|--------------|-------------------|------|-------------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential |
| VCCIO | VCCIO3 | 3 | | |
| T22 | PR69A | 3 | RDQ72 | T |
| T29 | PR68B | 3 | RDQ72 | C (LVDS)* |
| T28 | PR68A | 3 | RDQ72 | T (LVDS)* |
| R23 | PR66B | 3 | RLM4_SPLLC_FB_A/RDQ63 | C |
| GNDIO | GNDIO3 | - | | |
| - | - | - | | |
| R22 | PR66A | 3 | RLM4_SPLL_T_F_B_A/RDQ63 | T |
| P30 | PR65B | 3 | RLM4_SPLLC_IN_A/RDQ63 | C (LVDS)* |
| R29 | PR65A | 3 | RLM4_SPLL_T_IN_A/RDQ63 | T (LVDS)* |
| T27 | PR64B | 3 | RDQ63 | C |
| VCCIO | VCCIO3 | 3 | | |
| T26 | PR64A | 3 | RDQ63 | T |
| GNDIO | GNDIO3 | - | | |
| N30 | PR61B | 3 | RDQ63 | C (LVDS)* |
| N29 | PR61A | 3 | RDQ63 | T (LVDS)* |
| VCCIO | VCCIO3 | 3 | | |
| R27 | PR60B | 3 | VREF2_3/RDQ63 | C |
| R28 | PR60A | 3 | VREF1_3/RDQ63 | T |
| P29 | PR59B | 3 | PCLKC3_0/RDQ63 | C (LVDS)* |
| P28 | PR59A | 3 | PCLKT3_0/RDQ63 | T (LVDS)* |
| M30 | PR57B | 2 | PCLKC2_0/RDQ54 | C |
| M29 | PR57A | 2 | PCLKT2_0/RDQ54 | T |
| GNDIO | GNDIO2 | - | | |
| P23 | PR56B | 2 | RDQ54 | C (LVDS)* |
| P24 | PR56A | 2 | RDQ54 | T (LVDS)* |
| R26 | PR55B | 2 | RDQ54 | C |
| P27 | PR55A | 2 | RDQ54 | T |
| VCCIO | VCCIO2 | 2 | | |
| P25 | PR54B | 2 | RDQ54 | C (LVDS)* |
| P26 | PR54A | 2 | RDQS54 | T (LVDS)* |
| K30 | PR53B | 2 | RDQ54 | C |
| GNDIO | GNDIO2 | - | | |
| K29 | PR53A | 2 | RDQ54 | T |
| N22 | PR52B | 2 | RDQ54 | C (LVDS)* |
| P22 | PR52A | 2 | RDQ54 | T (LVDS)* |
| J30 | PR51B | 2 | RUM3_SPLLC_FB_A/RDQ54 | C |
| VCCIO | VCCIO2 | 2 | | |
| J29 | PR51A | 2 | RUM3_SPLL_T_F_B_A/RDQ54 | T |
| N24 | PR50B | 2 | RUM3_SPLLC_IN_A/RDQ54 | C (LVDS)* |
| N23 | PR50A | 2 | RUM3_SPLL_T_IN_A/RDQ54 | T (LVDS)* |
| N25 | PR48B | 2 | RDQ45 | C |
| N26 | PR48A | 2 | RDQ45 | T |

LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

| LFE2M70E/SE | | | | LFE2M100E/SE | | | | |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| E5 | ULC_SQ_REFCLKN | 11 | | C | ULC_SQ_REFCLKN | 11 | | C |
| D5 | ULC_SQ_REFCLKP | 11 | | T | ULC_SQ_REFCLKP | 11 | | T |
| D6 | ULC_SQ_VCCP | 11 | | | ULC_SQ_VCCP | 11 | | |
| C5 | ULC_SQ_HDINP2 | 11 | | T | ULC_SQ_HDINP2 | 11 | | T |
| D4 | ULC_SQ_VCCIB2 | 11 | | | ULC_SQ_VCCIB2 | 11 | | |
| C4 | ULC_SQ_HDINN2 | 11 | | C | ULC_SQ_HDINN2 | 11 | | C |
| B5 | ULC_SQ_VCCRDX2 | 11 | | | ULC_SQ_VCCRDX2 | 11 | | |
| A5 | ULC_SQ_HDOUTP2 | 11 | | T | ULC_SQ_HDOUTP2 | 11 | | T |
| D3 | ULC_SQ_VCCOB2 | 11 | | | ULC_SQ_VCCOB2 | 11 | | |
| A4 | ULC_SQ_HDOUTN2 | 11 | | C | ULC_SQ_HDOUTN2 | 11 | | C |
| B4 | ULC_SQ_VCCTX2 | 11 | | | ULC_SQ_VCCTX2 | 11 | | |
| A3 | ULC_SQ_HDOUTN3 | 11 | | C | ULC_SQ_HDOUTN3 | 11 | | C |
| C1 | ULC_SQ_VCCOB3 | 11 | | | ULC_SQ_VCCOB3 | 11 | | |
| A2 | ULC_SQ_HDOUTP3 | 11 | | T | ULC_SQ_HDOUTP3 | 11 | | T |
| B3 | ULC_SQ_VCCTX3 | 11 | | | ULC_SQ_VCCTX3 | 11 | | |
| C3 | ULC_SQ_HDINN3 | 11 | | C | ULC_SQ_HDINN3 | 11 | | C |
| B1 | ULC_SQ_VCCIB3 | 11 | | | ULC_SQ_VCCIB3 | 11 | | |
| C2 | ULC_SQ_HDINP3 | 11 | | T | ULC_SQ_HDINP3 | 11 | | T |
| B2 | ULC_SQ_VCCRDX3 | 11 | | | ULC_SQ_VCCRDX3 | 11 | | |
| AA13 | VCC | - | | | VCC | - | | |
| AA14 | VCC | - | | | VCC | - | | |
| AA15 | VCC | - | | | VCC | - | | |
| AA16 | VCC | - | | | VCC | - | | |
| AA17 | VCC | - | | | VCC | - | | |
| AA18 | VCC | - | | | VCC | - | | |
| AA19 | VCC | - | | | VCC | - | | |
| AA20 | VCC | - | | | VCC | - | | |
| AA21 | VCC | - | | | VCC | - | | |
| AA22 | VCC | - | | | VCC | - | | |
| AB14 | VCC | - | | | VCC | - | | |
| AB15 | VCC | - | | | VCC | - | | |
| AB20 | VCC | - | | | VCC | - | | |
| AB21 | VCC | - | | | VCC | - | | |
| N14 | VCC | - | | | VCC | - | | |
| N15 | VCC | - | | | VCC | - | | |
| N20 | VCC | - | | | VCC | - | | |
| N21 | VCC | - | | | VCC | - | | |
| P13 | VCC | - | | | VCC | - | | |
| P14 | VCC | - | | | VCC | - | | |
| P15 | VCC | - | | | VCC | - | | |
| P16 | VCC | - | | | VCC | - | | |
| P17 | VCC | - | | | VCC | - | | |
| P18 | VCC | - | | | VCC | - | | |
| P19 | VCC | - | | | VCC | - | | |
| P20 | VCC | - | | | VCC | - | | |
| P21 | VCC | - | | | VCC | - | | |
| P22 | VCC | - | | | VCC | - | | |
| R13 | VCC | - | | | VCC | - | | |
| R14 | VCC | - | | | VCC | - | | |



Ordering Information
LatticeECP2/M Family Data Sheet

Industrial

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M20SE-5F484I | 304 | 1.2V | -5 | fpBGA | 484 | Ind | 20 |
| LFE2M20SE-6F484I | 304 | 1.2V | -6 | fpBGA | 484 | Ind | 20 |
| LFE2M20SE-5F256I | 140 | 1.2V | -5 | fpBGA | 256 | Ind | 20 |
| LFE2M20SE-6F256I | 140 | 1.2V | -6 | fpBGA | 256 | Ind | 20 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M35SE-5F672I | 410 | 1.2V | -5 | fpBGA | 672 | Ind | 35 |
| LFE2M35SE-6F672I | 410 | 1.2V | -6 | fpBGA | 672 | Ind | 35 |
| LFE2M35SE-5F484I | 303 | 1.2V | -5 | fpBGA | 484 | Ind | 35 |
| LFE2M35SE-6F484I | 303 | 1.2V | -6 | fpBGA | 484 | Ind | 35 |
| LFE2M35SE-5F256I | 140 | 1.2V | -5 | fpBGA | 256 | Ind | 35 |
| LFE2M35SE-6F256I | 140 | 1.2V | -6 | fpBGA | 256 | Ind | 35 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M50SE-5F900I | 410 | 1.2V | -5 | fpBGA | 900 | Ind | 50 |
| LFE2M50SE-6F900I | 410 | 1.2V | -6 | fpBGA | 900 | Ind | 50 |
| LFE2M50SE-5F672I | 372 | 1.2V | -5 | fpBGA | 672 | Ind | 50 |
| LFE2M50SE-6F672I | 372 | 1.2V | -6 | fpBGA | 672 | Ind | 50 |
| LFE2M50SE-5F484I | 270 | 1.2V | -5 | fpBGA | 484 | Ind | 50 |
| LFE2M50SE-6F484I | 270 | 1.2V | -6 | fpBGA | 484 | Ind | 50 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|-------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M70SE-5F1152I | 436 | 1.2V | -5 | fpBGA | 1152 | Ind | 70 |
| LFE2M70SE-6F1152I | 436 | 1.2V | -6 | fpBGA | 1152 | Ind | 70 |
| LFE2M70SE-5F900I | 416 | 1.2V | -5 | fpBGA | 900 | Ind | 70 |
| LFE2M70SE-6F900I | 416 | 1.2V | -6 | fpBGA | 900 | Ind | 70 |

| Part Number | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|--------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M100SE-5F1152I | 520 | 1.2V | -5 | fpBGA | 1152 | Ind | 100 |
| LFE2M100SE-6F1152I | 520 | 1.2V | -6 | fpBGA | 1152 | Ind | 100 |
| LFE2M100SE-5F900I | 416 | 1.2V | -5 | fpBGA | 900 | Ind | 100 |
| LFE2M100SE-6F900I | 416 | 1.2V | -6 | fpBGA | 900 | Ind | 100 |

| Date | Version | Section | Change Summary |
|------------------------|-----------------|----------------------------------|--|
| August 2007 (cont.) | 02.8 (cont.) | DC and Switching (cont.) | sysCLOCK GPLL timing has been updated. |
| | | Pinout Information | Added ECP2M50 (484/672/900-fpBGA), ECP2M70 (900-fpBGA) and ECP2M100 (900-fpBGA) pinout information. |
| | | Ordering Information | 1156-fpBGA package option has been removed from the LatticeECP2M family. |
| September 2007 | 02.9 | Pinout Information | Added Thermal Management text section. |
| February 2008 | 03.0 | Architecture | Added LVCMOS33D description. |
| | | DC and Switching | LatticeECP2M Supply Current has been updated. |
| | | | Typical Building Block Function Performance, External Switching Characteristics, Internal Switching Characteristics, Family Timing Adders, sysCLOCK GPLL Timing, sysCLOCK SPLL Timing, DLL Timing and sysCONFIG Port Timing Specifications have been updated (timing rev. A 0.11). |
| | | | Figure 3-9. Read/Write Mode (Normal) and Figure 3-10. Read/Write Mode with Input and Output Registers have been updated. |
| | | Pinout Information | Table 3-8. Channel output Jitter (Max) has been updated. |
| | | | Signal description has been updated. |
| | | | Added 1152-fpBGA pinouts for the ECP2M70 and ECP2M100. |
| April 2008 | 03.1 | Pinout Information | Available DDR Interfaces per I/O Bank for the LFE2M35 (484/672-fpBGA) have been updated. |
| June 2008 | 03.2 | Introduction | Family Selection Guide table - Updated number of EBR SRAM Blocks for the ECP2-70 device. |
| | | Architecture | Removed Read-Before-Write sysMEM EBR mode. |
| | | | Clarification of the operation of the secondary clock regions. |
| | | DC and Switching Characteristics | Removed Read-Before-Write sysMEM EBR mode. |
| August 2008 | 03.3 | Architecture | Clarification of the operation of the secondary clock regions. |
| | | Pinout Information | Added information for [LOC]DQ[num] to Signal Descriptions table. |
| January 2009 | 03.4 | DC and Switching Characteristics | Updated typical and max. jitter numbers in Channel Output Jitter table for x10 mode. |
| | | | Added Channel Output Jitter table for x20 mode. |
| November 2009 | 03.5 | DC and Switching Characteristics | Updated SPI/SPIIm Configuration Waveforms diagram. |
| | | | Updated footnotes in LatticeECP2 Initialization Supply Current table. |
| | | | Updated footnotes in LatticeECP2M Initialization Supply Current table. |
| | | | Updated footnotes in SERDES High Speed Data Receiver (LatticeECP2M Family Only) table. |
| | | | Updated max. value for tINIT parameter in LatticeECP2/M sysCONFIG Port Timing Specifications table. |
| | | | Updated Serial Output Timing and Levels table. |
| | | | Updated Figure 3-5 MLVDS |
| | | | Updated Table 3-7 Serial Output Timing and Levels |
| | | | Updated Table 3-15 Power Down/Power Up Specification |
| | | | Pinout Information Signal Descriptions table - corrected references to ULM, URM, LRM (changed to LUM, RUM and RLM), added footnote 5. |