



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                       |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                                |
| Number of LABs/CLBs            | 2375                                                                                                                                                                  |
| Number of Logic Elements/Cells | 19000                                                                                                                                                                 |
| Total RAM Bits                 | 1246208                                                                                                                                                               |
| Number of I/O                  | 304                                                                                                                                                                   |
| Number of Gates                | -                                                                                                                                                                     |
| Voltage - Supply               | 1.14V ~ 1.26V                                                                                                                                                         |
| Mounting Type                  | Surface Mount                                                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                                                    |
| Package / Case                 | 484-BBGA                                                                                                                                                              |
| Supplier Device Package        | 484-FPBGA (23x23)                                                                                                                                                     |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m20e-6fn484i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m20e-6fn484i</a> |

## Delay Locked Loops (DLL)

In addition to PLLs, the LatticeECP2/M family of devices has two DLLs per device.


CLKI is the input frequency (generated either from the pin or routing) for the DLL. CLKI feeds into the output muxes block to bypass the DLL, directly to the DELAY CHAIN block and (directly or through divider circuit) to the reference input of the Phase Frequency Detector (PFD) input mux. The reference signal for the PFD can also be generated from the Delay Chain and CLKFB signals. The feedback input to the PFD is generated from the CLKFB pin, CLKI or from tapped signal from the Delay chain.

The PFD produces a binary number proportional to the phase and frequency difference between the reference and feedback signals. This binary output of the PFD is fed into a Arithmetic Logic Unit (ALU). Based on these inputs, the ALU determines the correct digital control codes to send to the delay chain in order to better match the reference and feedback signals. This digital code from the ALU is also transmitted via the Digital Control bus (DCNTL) bus to its associated DLLDELA delay block. The ALUHOLD input allows the user to suspend the ALU output at its current value. The UDDCNTL signal allows the user to latch the current value on the DCNTL bus.

The DLL has two independent clock outputs, CLKOP and CLKOS. These outputs can individually select one of the outputs from the tapped delay line. The CLKOS has optional fine phase shift and divider blocks to allow this output to be further modified, if required. The fine phase shift block allows the CLKOS output to phase shifted a further 45, 22.5 or 11.25 degrees relative to its normal position. Both the CLKOS and CLKOP outputs are available with optional duty cycle correction. Divide by two and divide by four frequencies are available at CLKOS. The LOCK output signal is asserted when the DLL is locked. Figure 2-6 shows the DLL block diagram and Table 2-5 provides a description of the DLL inputs and outputs.

The user can configure the DLL for many common functions such as time reference delay mode and clock injection removal mode. Lattice provides primitives in its design tools for these functions. For more information about the DLL, please see the list of additional technical documentation at the end of this data sheet.

**Figure 2-6. Delay Locked Loop Diagram (DLL)**




**Table 2-5. DLL Signals**

| Signal     | I/O | Description                                                                   |
|------------|-----|-------------------------------------------------------------------------------|
| CLKI       | I   | Clock input from external pin or routing                                      |
| CLKFB      | I   | DLL feed input from DLL output, clock net, routing or external pin            |
| RSTN       | I   | Active low synchronous reset                                                  |
| ALUHOLD    | I   | Active high freezes the ALU                                                   |
| UDDCNTL    | I   | Synchronous enable signal (hold high for two cycles) from routing             |
| DCNTL[8:0] | O   | Encoded digital control signals for PIC INDEL and slave delay calibration     |
| CLKOP      | O   | The primary clock output                                                      |
| CLKOS      | O   | The secondary clock output with fine phase shift and/or division by 2 or by 4 |
| LOCK       | O   | Active high phase lock indicator                                              |

## DLLDELA Delay Block

Closely associated with each DLL is a DLLDELA block. This is a delay block consisting of a delay line with taps and a selection scheme that selects one of the taps. The DCNTL[8:0] bus controls the delay of the CLKO signal. Typically this is the delay setting that the DLL uses to achieve phase alignment. This results in the delay providing a calibrated 90° phase shift that is useful in centering a clock in the middle of a data cycle for source synchronous data. The CLKO signal feeds the edge clock network. Figure 2-7 shows the connections between the DLL block and the DLLDELA delay block. For more information, please see the list of additional technical documentation at the end of this data sheet.

**Figure 2-7. DLLDELA Delay Block**



## PLL/DLL Cascading


LatticeECP2/M devices have been designed to allow certain combinations of PLL (GPLL and SPLL) and DLL cascading. The allowable combinations are:

- PLL to PLL supported
- PLL to DLL supported

this special vertical routing channel and the eight secondary clock regions for the ECP2-50. LatticeECP2 devices have four secondary clocks (SC0 to SC3) which are distributed to every region.

The secondary clock muxes are located in the center of the device. Figure 2-16 shows the mux structure of the secondary clock routing. Secondary clocks SC0 to SC3 are used for clock and control and SC4 to SC7 are used for high fan-out signals.

**Figure 2-15. Secondary Clock Regions ECP2-50**



## sysMEM Memory

LatticeECP2/M devices contains a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18-Kbit RAM with dedicated input and output registers.

### sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-6. FIFOs can be implemented in sysMEM EBR blocks by implementing support logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths.

**Table 2-6. sysMEM Block Configurations**

| Memory Mode      | Configurations                                                              |
|------------------|-----------------------------------------------------------------------------|
| Single Port      | 16,384 x 1<br>8,192 x 2<br>4,096 x 4<br>2,048 x 9<br>1,024 x 18<br>512 x 36 |
| True Dual Port   | 16,384 x 1<br>8,192 x 2<br>4,096 x 4<br>2,048 x 9<br>1,024 x 18             |
| Pseudo Dual Port | 16,384 x 1<br>8,192 x 2<br>4,096 x 4<br>2,048 x 9<br>1,024 x 18<br>512 x 36 |

### Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

### Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

### Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

EBR memory supports two forms of write behavior for single port or dual port operation:

1. Normal – Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.

## LatticeECP2/M DSP Performance

Table 2-11 lists the maximum performance in millions of MAC operations per second (MMAC) for each member of the LatticeECP2/M family.

**Table 2-11. DSP Performance**

| Device   | DSP Block | DSP Performance<br>GMAC |
|----------|-----------|-------------------------|
| ECP2-6   | 3         | 3.9                     |
| ECP2-12  | 6         | 7.8                     |
| ECP2-20  | 7         | 9.1                     |
| ECP2-35  | 8         | 10.4                    |
| ECP2-50  | 18        | 23.4                    |
| ECP2-70  | 22        | 28.6                    |
| ECP2M20  | 6         | 7.8                     |
| ECP2M35  | 8         | 10.4                    |
| ECP2M50  | 22        | 28.6                    |
| ECP2M70  | 24        | 31.2                    |
| ECP2M100 | 42        | 54.6                    |

For further information about the sysDSP block, please see the list of additional technical information at the end of this data sheet.


## Programmable I/O Cells (PIC)

Each PIC contains two PIOs connected to their respective sysI/O buffers as shown in Figure 2-28. The PIO Block supplies the output data (DO) and the tri-state control signal (TO) to the sysI/O buffer and receives input from the buffer. Table 2-12 provides the PIO signal list.

By combining input blocks of the complementary PIOs and sharing some registers from output blocks, a gearbox function can be implemented, which takes a double data rate signal applied to PIOA and converts it as four data streams, IPOS0A, IPOS1A, IPOS0B and IPOS1B. Figure 2-29 shows the diagram using this gearbox function. For more information about this topic, please see information regarding additional documentation at the end of this data sheet.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to the system clock domain. For further information about this topic, see the DDR Memory section of this data sheet.


**Figure 2-29. Input Register Block for Left, Right and Bottom Edges**



### MLVDS

The LatticeECP2/M devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.

**Figure 3-5. MLVDS (Multipoint Low Voltage Differential Signaling)**



**Table 3-6. MLVDS DC Conditions<sup>1</sup>**

| Parameter         | Description                      | Typical |        | Units |
|-------------------|----------------------------------|---------|--------|-------|
|                   |                                  | Zo=50Ω  | Zo=70Ω |       |
| V <sub>CCIO</sub> | Output Driver Supply (+/-5%)     | 2.50    | 2.50   | V     |
| Z <sub>OUT</sub>  | Driver Impedance                 | 10.00   | 10.00  | Ω     |
| R <sub>S</sub>    | Driver Series Resistor (+/-1%)   | 35.00   | 35.00  | Ω     |
| R <sub>TL</sub>   | Driver Parallel Resistor (+/-1%) | 50.00   | 70.00  | Ω     |
| R <sub>TR</sub>   | Receiver Termination (+/-1%)     | 50.00   | 70.00  | Ω     |
| V <sub>OH</sub>   | Output High Voltage              | 1.52    | 1.60   | V     |
| V <sub>OL</sub>   | Output Low Voltage               | 0.98    | 0.90   | V     |
| V <sub>OD</sub>   | Output Differential Voltage      | 0.54    | 0.70   | V     |
| V <sub>CM</sub>   | Output Common Mode Voltage       | 1.25    | 1.25   | V     |
| I <sub>DC</sub>   | DC Output Current                | 21.74   | 20.00  | mA    |

1. For input buffer, see LVDS table.

For further information about LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see the list of additional technical information at the end of this data sheet.

## Typical Building Block Function Performance<sup>1</sup>

### Pin-to-Pin Performance (LVCMOS25 12mA Drive)

| Function               | -7 Timing | Units |
|------------------------|-----------|-------|
| <b>Basic Functions</b> |           |       |
| 16-bit Decoder         | 3.8       | ns    |
| 32-bit Decoder         | 4.5       | ns    |
| 64-bit Decoder         | 5.0       | ns    |
| 4:1 MUX                | 3.2       | ns    |
| 8:1 MUX                | 3.4       | ns    |
| 16:1 MUX               | 3.5       | ns    |
| 32:1 MUX               | 4.0       | ns    |

1. These timing numbers were generated using the ispLEVER 8.0 design tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

### Register-to-Register Performance

| Function                                                                   | -7 Timing | Units |
|----------------------------------------------------------------------------|-----------|-------|
| <b>Basic Functions</b>                                                     |           |       |
| 16-bit Decoder                                                             | 599       | MHz   |
| 32-bit Decoder                                                             | 542       | MHz   |
| 64-bit Decoder                                                             | 417       | MHz   |
| 4:1 MUX                                                                    | 847       | MHz   |
| 8:1 MUX                                                                    | 803       | MHz   |
| 16:1 MUX                                                                   | 660       | MHz   |
| 32:1 MUX                                                                   | 577       | MHz   |
| 8-bit Adder                                                                | 591       | MHz   |
| 16-bit Adder                                                               | 500       | MHz   |
| 64-bit Adder                                                               | 306       | MHz   |
| 16-bit Counter                                                             | 488       | MHz   |
| 32-bit Counter                                                             | 378       | MHz   |
| 64-bit Counter                                                             | 260       | MHz   |
| 64-bit Accumulator                                                         | 253       | MHz   |
| <b>Embedded Memory Functions</b>                                           |           |       |
| 512x36 Single Port RAM, EBR Output Registers                               | 370       | MHz   |
| 1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers) | 370       | MHz   |
| 1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers) | 280       | MHz   |
| <b>Distributed Memory Functions</b>                                        |           |       |
| 16x4 Pseudo-Dual Port RAM (One PFU)                                        | 819       | MHz   |
| 32x4 Pseudo-Dual Port RAM                                                  | 521       | MHz   |
| 64x8 Pseudo-Dual Port RAM                                                  | 435       | MHz   |
| <b>DSP Functions</b>                                                       |           |       |
| 18x18 Multiplier (All Registers)                                           | 420       | MHz   |
| 9x9 Multiplier (All Registers)                                             | 420       | MHz   |

## LatticeECP2/M External Switching Characteristics<sup>9</sup> (Continued)

Over Recommended Operating Conditions

| Parameter                                        | Description                                  | Device   | -7   |      | -6   |      | -5   |      | Units |
|--------------------------------------------------|----------------------------------------------|----------|------|------|------|------|------|------|-------|
|                                                  |                                              |          | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>DIBSPI</sub>                              | Data Invalid Before Clock (Transmit)         | ECP2-20  | —    | 280  | —    | 280  | —    | 280  | ps    |
|                                                  |                                              | ECP2-35  | —    | 280  | —    | 280  | —    | 280  | ps    |
|                                                  |                                              | ECP2-50  | —    | 280  | —    | 280  | —    | 280  | ps    |
|                                                  |                                              | ECP2-70  | —    | 280  | —    | 280  | —    | 280  | ps    |
|                                                  |                                              | ECP2M20  | —    | 230  | —    | 230  | —    | 230  | ps    |
|                                                  |                                              | ECP2M35  | —    | 230  | —    | 230  | —    | 230  | ps    |
|                                                  |                                              | ECP2M50  | —    | 230  | —    | 230  | —    | 230  | ps    |
|                                                  |                                              | ECP2M70  | —    | 230  | —    | 230  | —    | 230  | ps    |
|                                                  |                                              | ECP2M100 | —    | 230  | —    | 230  | —    | 230  | ps    |
| XGMII I/O Pin Parameters (312 Mbps) <sup>5</sup> |                                              |          |      |      |      |      |      |      |       |
| t <sub>SUXGMII</sub>                             | Data Setup Before Read Clock                 | ECP2/M   | 480  | —    | 480  | —    | 480  | —    | ps    |
| t <sub>HXGMII</sub>                              | Data Hold After Read Clock                   | ECP2/M   | 480  | —    | 480  | —    | 480  | —    | ps    |
| t <sub>DVBCKXGMII</sub>                          | Data Valid Before Clock                      | ECP2/M   | 960  | —    | 960  | —    | 960  | —    | ps    |
| t <sub>DVACKXGMII</sub>                          | Data Valid After Clock                       | ECP2/M   | 960  | —    | 960  | —    | 960  | —    | ps    |
| Primary                                          |                                              |          |      |      |      |      |      |      |       |
| f <sub>MAX_PRI</sub> <sup>7</sup>                | Frequency for Primary Clock Tree             | ECP2/M   | —    | 420  | —    | 357  | —    | 311  | MHz   |
| t <sub>W_PRI</sub>                               | Clock Pulse Width for Primary Clock          | ECP2/M   | 0.95 | —    | 1.19 | —    | 2.00 | —    | ns    |
| t <sub>SKEW_PRI</sub>                            | Primary Clock Skew Within a Bank             | ECP2/M   | —    | 300  | —    | 360  | —    | 420  | ps    |
| Edge Clock                                       |                                              |          |      |      |      |      |      |      |       |
| f <sub>MAX_EDGE</sub> <sup>7</sup>               | Frequency for Edge Clock                     | ECP2/M   | —    | 420  | —    | 357  | —    | 311  | MHz   |
| t <sub>W_EDGE</sub>                              | Clock Pulse Width for Edge Clock             | ECP2/M   | 0.95 | —    | 1.19 | —    | 2.00 | —    | ns    |
| t <sub>SKEW_EDGE</sub>                           | Edge Clock Skew Within an Edge of the Device | ECP2/M   | —    | 300  | —    | 360  | —    | 420  | ps    |

- General timing numbers based on LVCMOS 2.5, 12mA, 0pf load.
- DDR timing numbers based on SSTL25 for BGA packages only.
- DDR2 timing numbers based on SSTL18 for BGA packages only.
- SPI4.2 and SFI4 timing numbers based on LVDS25 for BGA packages only.
- XGMII timing numbers based on HSTL class I. A corresponding left/right dedicated clock buffer is used when using the SPI4.2 interface to the left or right edge of the device. For SPI4.2 mode, the software tool will help in selecting the appropriate clock buffer.
- IP will be used to support DDR and DDR2 memory data rates down to 95MHz. This approach uses a free-running clock and PFU register to sample the data instead of the hardwired DDR memory interface.
- Using the LVDS I/O standard.
- ECP2-6 and ECP2-12 do not support SPI4.2
- The AC numbers do not apply to PCLK6 and PCLK7.
- Applies to CLKOP only.
- Please refer to TN1159, [LatticeECP2/M Pin Assignment Recommendations](#) for best performance.

## LatticeECP2/M sysCONFIG Port Timing Specifications

Over Recommended Operating Conditions

| Parameter                                        | Description                                                  | Min.     | Max.     | Units  |
|--------------------------------------------------|--------------------------------------------------------------|----------|----------|--------|
| <b>sysCONFIG Byte Data Flow</b>                  |                                                              |          |          |        |
| $t_{SUCBDI}$                                     | Byte D[0:7] Setup Time to CCLK                               | 7        | —        | ns     |
| $t_{HCB DI}$                                     | Byte D[0:7] Hold Time to CCLK                                | 1        | —        | ns     |
| $t_{CODO}$                                       | CCLK to DOUT in Flowthrough Mode                             | —        | 12       | ns     |
| $t_{SUCS}$                                       | CSN[0:1] Setup Time to CCLK                                  | 7        | —        | ns     |
| $t_{HCS}$                                        | CSN[0:1] Hold Time to CCLK                                   | 1        | —        | ns     |
| $t_{SUWD}$                                       | Write Signal Setup Time to CCLK                              | 7        | —        | ns     |
| $t_{HWD}$                                        | Write Signal Hold Time to CCLK                               | 1        | —        | ns     |
| $t_{DCB}$                                        | CCLK to BUSY Delay Time                                      | —        | 12       | ns     |
| $t_{CORD}$                                       | CCLK to Out for Read Data                                    | —        | 12       | ns     |
| <b>sysCONFIG Byte Slave Clocking</b>             |                                                              |          |          |        |
| $t_{BSCH}$                                       | Byte Slave CCLK Minimum High Pulse                           | 6        | —        | ns     |
| $t_{BSCL}$                                       | Byte Slave CCLK Minimum Low Pulse                            | 9        | —        | ns     |
| $t_{BSCYC}$                                      | Byte Slave CCLK Cycle Time                                   | 15       | —        | ns     |
| <b>sysCONFIG Serial (Bit) Data Flow</b>          |                                                              |          |          |        |
| $t_{SUSCDI}$                                     | DI Setup Time to CCLK Slave Mode                             | 7        | —        | ns     |
| $t_{HSCDI}$                                      | DI Hold Time to CCLK Slave Mode                              | 1        | —        | ns     |
| $t_{CODO}$                                       | CCLK to DOUT in Flowthrough Mode                             | —        | 12       | ns     |
| <b>sysCONFIG Serial Slave Clocking</b>           |                                                              |          |          |        |
| $t_{SSCH}$                                       | Serial Slave CCLK Minimum High Pulse                         | 6        | —        | ns     |
| $t_{SSCL}$                                       | Serial Slave CCLK Minimum Low Pulse                          | 6        | —        | ns     |
| <b>sysCONFIG POR, Initialization and Wake-up</b> |                                                              |          |          |        |
| $t_{ICFG}$                                       | Minimum Vcc to INITN High                                    | —        | 28       | ms     |
| $t_{VMC}$                                        | Time from $t_{ICFG}$ to Valid Master CCLK                    | —        | 2        | us     |
| $t_{PRGMRJ}$                                     | PROGRAMN Pin Pulse Rejection                                 | —        | 8        | ns     |
| $t_{PRGM}$                                       | PROGRAMN Low Time to Start Configuration                     | 25       | —        | ns     |
| $t_{DINIT}$                                      | PROGRAMN High to INITN High Delay <sup>1</sup>               | —        | 1.5      | ms     |
| $t_{DPPINIT}$                                    | Delay Time from PROGRAMN Low to INITN Low                    | —        | 37       | ns     |
| $t_{DPPDONE}$                                    | Delay Time from PROGRAMN Low to DONE Low                     | —        | 37       | ns     |
| $t_{IODISS}$                                     | User I/O Disable from PROGRAMN Low                           | —        | 35       | ns     |
| $t_{IOENSS}$                                     | User I/O Enabled Time from CCLK Edge During Wake-up Sequence | —        | 25       | ns     |
| $t_{MWC}$                                        | Additional Wake Master Clock Signals after DONE Pin High     | 120      | —        | cycles |
| <b>sysCONFIG SPI Port<sup>2</sup></b>            |                                                              |          |          |        |
| $t_{CFGX}$                                       | INITN High to CCLK Low                                       | —        | 1        | μs     |
| $t_{CSSPI}$                                      | INITN High to CSSPIN Low                                     | —        | 2        | us     |
| $t_{CSCCLK}$                                     | CCLK Low before CSSPIN Low                                   | 0        | —        | ns     |
| $t_{SOCDO}$                                      | CCLK Low to Output Valid                                     | —        | 15       | ns     |
| $t_{SOE}$                                        | CSSPIN[0:1] Active Setup Time                                | 300      | —        | ns     |
| $t_{CSPID}$                                      | CSSPIN[0:1] Low to First CCLK Edge Setup Time                | 300+3cyc | 600+6cyc | ns     |

**LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 144 TQFP (Cont.)**

| LFE2-6E/SE |                  |      |                |              | LFE2-12E/12SE    |      |                |              |
|------------|------------------|------|----------------|--------------|------------------|------|----------------|--------------|
| Pin Number | Pin/Pad Function | Bank | Dual Function  | Differential | Pin/Pad Function | Bank | Dual Function  | Differential |
| 46         | NC               | 5    |                |              | PB16B            | 5    | BDQ15          | C            |
| 47         | GND              | -    |                |              | GND              | -    |                |              |
| 48         | VCC              |      |                |              | VCC              | -    |                |              |
| 49         | PB8A             | 5    | PCLKT5_0/BDQ6  | T            | PB26A            | 5    | PCLKT5_0/BDQ24 | T            |
| 50         | PB8B             | 5    | PCLKC5_0/BDQ6  | C            | PB26B            | 5    | PCLKC5_0/BDQ24 | C            |
| 51         | GND              | -    |                |              | GND              | -    |                |              |
| 52         | PB13A            | 4    | PCLKT4_0/BDQ15 | T            | PB31A            | 4    | PCLKT4_0/BDQ33 | T            |
| 53         | PB13B            | 4    | PCLKC4_0/BDQ15 | C            | PB31B            | 4    | PCLKC4_0/BDQ33 | C            |
| 54         | VCC              | -    |                |              | VCC              | -    |                |              |
| 55         | PB14A            | 4    | BDQ15          | T            | PB34A            | 4    | BDQ33          | T            |
| 56         | PB14B            | 4    | BDQ15          | C            | PB34B            | 4    | BDQ33          | C            |
| 57         | PB16A            | 4    | BDQ15          | T            | PB40A            | 4    | BDQ42          | T            |
| 58         | PB16B            | 4    | BDQ15          | C            | PB40B            | 4    | BDQ42          | C            |
| 59         | PB18A            | 4    | BDQ15          | T            | PB44A            | 4    | BDQ42          | T            |
| 60         | PB18B            | 4    | BDQ15          | C            | PB44B            | 4    | BDQ42          | C            |
| 61         | GND              | -    |                |              | GND              | -    |                |              |
| 62         | PB20A            | 4    | BDQ24          | T            | PB48A            | 4    | BDQ51          | T            |
| 63         | PB20B            | 4    | BDQ24          | C            | PB48B            | 4    | BDQ51          | C            |
| 64         | VCCIO4           | 4    |                |              | VCCIO4           | 4    |                |              |
| 65         | PB22A            | 4    | BDQ24          | T            | PB50A            | 4    | BDQ51          | T            |
| 66         | PB22B            | 4    | BDQ24          | C            | PB50B            | 4    | BDQ51          | C            |
| 67         | PB24A            | 4    | BDQS24         | T            | PB52A            | 4    | BDQ51          | T            |
| 68         | PB24B            | 4    | BDQ24          | C            | PB52B            | 4    | BDQ51          | C            |
| 69         | PB26A            | 4    | BDQ24          | T            | PB54A            | 4    | BDQ51          | T            |
| 70         | PB26B            | 4    | BDQ24          | C            | PB54B            | 4    | BDQ51          | C            |
| 71         | PB28A            | 4    | VREF2_4/BDQ24  | T            | PB55A            | 4    | VREF2_4/BDQ51  | T            |
| 72         | PB28B            | 4    | VREF1_4/BDQ24  | C            | PB55B            | 4    | VREF1_4/BDQ51  | C            |
| 73         | CFG1             | 8    |                |              | CFG1             | 8    |                |              |
| 74         | CFG2             | 8    |                |              | CFG2             | 8    |                |              |
| 75         | PROGRAMN         | 8    |                |              | PROGRAMN         | 8    |                |              |
| 76         | INITN            | 8    |                |              | INITN            | 8    |                |              |
| 77         | CFG0             | 8    |                |              | CFG0             | 8    |                |              |
| 78         | CCLK             | 8    |                |              | CCLK             | 8    |                |              |
| 79         | DONE             | 8    |                |              | DONE             | 8    |                |              |
| 80         | PR29A            | 8    | D0/SPIFASTN    |              | PR29A            | 8    | D0/SPIFASTN    |              |
| 81         | GND              | -    |                |              | GND              | -    |                |              |
| 82         | PR26A            | 8    | D6             |              | PR26A            | 8    | D6             |              |
| 83         | VCC              | -    |                |              | VCC              | -    |                |              |
| 84         | PR25B            | 8    | D7/SPID0       | C            | PR25B            | 8    | D7/SPID0       | C            |
| 85         | VCCIO8           | 8    |                |              | VCCIO8           | 8    |                |              |
| 86         | PR25A            | 8    | DI/CSSPI0N     | T            | PR25A            | 8    | DI/CSSPI0N     | T            |
| 87         | PR24B            | 8    | DOUT/CSON      | C            | PR24B            | 8    | DOUT/CSON      | C            |
| 88         | PR24A            | 8    | BUSY/SISPI     | T            | PR24A            | 8    | BUSY/SISPI     | T            |
| 89         | VCCIO3           | 3    |                |              | VCCIO3           | 3    |                |              |
| 90         | VCCAUX           | -    |                |              | VCCAUX           | -    |                |              |

## LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 484 fpBGA (Cont.)

| LFE2-12E/12SE |                   |      |               |              | LFE2-20E/20SE     |      |               |              |
|---------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number   | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| H16           | NC                | -    |               |              | NC                | -    |               |              |
| H20           | NC                | -    |               |              | NC                | -    |               |              |
| H18           | NC                | -    |               |              | NC                | -    |               |              |
| K6            | NC                | -    |               |              | NC                | -    |               |              |
| J16           | NC                | -    |               |              | NC                | -    |               |              |
| N18           | VCC               | -    |               |              | VCC               | -    |               |              |
| N6            | VCC               | -    |               |              | VCC               | -    |               |              |

\* Supports true LVDS. Other differential signals must be emulated with external resistors.

\*\* These dedicated input pins can be used for GPLLs or GDLLs within the respective quadrant.

Note: VCCIO and GND pads are used to determine the average DC current drawn by I/Os between GND/VCCIO connections, or between the last GND/VCCIO in an I/O bank and the end of an I/O bank. The substrate pads listed in the Pin Table do not necessarily have a one to one connection with a package ball or pin.

## LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-50E/SE |                   |      |                       |              | LFE2-70E/SE       |      |                       |              |
|-------------|-------------------|------|-----------------------|--------------|-------------------|------|-----------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function         | Differential | Ball/Pad Function | Bank | Dual Function         | Differential |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| L21         | PR43B             | 2    | RDQ41                 | C (LVDS)*    | PR56B             | 2    | RDQ54                 | C (LVDS)*    |
| K22         | PR43A             | 2    | RDQ41                 | T (LVDS)*    | PR56A             | 2    | RDQ54                 | T (LVDS)*    |
| M24         | PR42B             | 2    | RDQ41                 | C            | PR55B             | 2    | RDQ54                 | C            |
| N23         | PR42A             | 2    | RDQ41                 | T            | PR55A             | 2    | RDQ54                 | T            |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| K26         | PR41B             | 2    | RDQ41                 | C (LVDS)*    | PR54B             | 2    | RDQ54                 | C (LVDS)*    |
| K25         | PR41A             | 2    | RDQS41                | T (LVDS)*    | PR54A             | 2    | RDQS54                | T (LVDS)*    |
| M20         | PR40B             | 2    | RDQ41                 | C            | PR53B             | 2    | RDQ54                 | C            |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| M19         | PR40A             | 2    | RDQ41                 | T            | PR53A             | 2    | RDQ54                 | T            |
| L22         | PR39B             | 2    | RDQ41                 | C (LVDS)*    | PR52B             | 2    | RDQ54                 | C (LVDS)*    |
| M22         | PR39A             | 2    | RDQ41                 | T (LVDS)*    | PR52A             | 2    | RDQ54                 | T (LVDS)*    |
| K21         | PR38B             | 2    | RDQ41                 | C            | PR51B             | 2    | RDQ54                 | C            |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| M21         | PR38A             | 2    | RDQ41                 | T            | PR51A             | 2    | RDQ54                 | T            |
| K24         | PR37B             | 2    | RDQ41                 | C (LVDS)*    | PR50B             | 2    | RDQ54                 | C (LVDS)*    |
| J24         | PR37A             | 2    | RDQ41                 | T (LVDS)*    | PR50A             | 2    | RDQ54                 | T (LVDS)*    |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| L20         | VCCPLL            | 2    |                       |              | NC                | -    |                       |              |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| J26         | PR26B             | 2    | RUM0_SPLLC_FB_A/RDQ24 | C            | PR39B             | 2    | RUM0_SPLLC_FB_A/RDQ37 | C            |
| J25         | PR26A             | 2    | RUM0_SPLLT_FB_A/RDQ24 | T            | PR39A             | 2    | RUM0_SPLLT_FB_A/RDQ37 | T            |
| J23         | PR25B             | 2    | RUM0_SPLLC_IN_A/RDQ24 | C            | PR38B             | 2    | RUM0_SPLLC_IN_A/RDQ37 | C            |
| K23         | PR25A             | 2    | RUM0_SPLLT_IN_A/RDQ24 | T            | PR38A             | 2    | RUM0_SPLLT_IN_A/RDQ37 | T            |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| H26         | PR24B             | 2    | RDQ24                 | C (LVDS)*    | PR37B             | 2    | RDQ37                 | C (LVDS)*    |
| H25         | PR24A             | 2    | RDQS24***             | T (LVDS)*    | PR37A             | 2    | RDQS37***             | T (LVDS)*    |
| H24         | PR23B             | 2    | RDQ24                 | C            | PR36B             | 2    | RDQ37                 | C            |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| H23         | PR23A             | 2    | RDQ24                 | T            | PR36A             | 2    | RDQ37                 | T            |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| G26         | PR19B             | 2    | RDQ16                 | C            | PR32B             | 2    | RDQ29                 | C            |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| G25         | PR19A             | 2    | RDQ16                 | T            | PR32A             | 2    | RDQ29                 | T            |
| F26         | PR18B             | 2    | RDQ16                 | C (LVDS)*    | PR31B             | 2    | RDQ29                 | C (LVDS)*    |
| F25         | PR18A             | 2    | RDQ16                 | T (LVDS)*    | PR31A             | 2    | RDQ29                 | T (LVDS)*    |
| K20         | PR17B             | 2    | RDQ16                 | C            | PR30B             | 2    | RDQ29                 | C            |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| L19         | PR17A             | 2    | RDQ16                 | T            | PR30A             | 2    | RDQ29                 | T            |
| E26         | PR16B             | 2    | RDQ16                 | C (LVDS)*    | PR29B             | 2    | RDQ29                 | C (LVDS)*    |
| E25         | PR16A             | 2    | RDQS16                | T (LVDS)*    | PR29A             | 2    | RDQS29                | T (LVDS)*    |
| GND         | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| J22         | PR15B             | 2    | RDQ16                 | C            | PR28B             | 2    | RDQ29                 | C            |
| H22         | PR15A             | 2    | RDQ16                 | T            | PR28A             | 2    | RDQ29                 | T            |

## LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2-50E/SE |                   |      |               |              | LFE2-70E/SE       |      |               |              |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| GND         | GNDIO1            | -    |               |              | GNDIO1            | -    |               |              |
| C15         | PT54B             | 1    |               | C            | PT63B             | 1    |               | C            |
| A15         | PT54A             | 1    |               | T            | PT63A             | 1    |               | T            |
| A13         | PT53B             | 1    |               | C            | PT62B             | 1    |               | C            |
| B13         | PT53A             | 1    |               | T            | PT62A             | 1    |               | T            |
| VCCIO       | VCCIO1            | 1    |               |              | VCCIO1            | 1    |               |              |
| H17         | PT52B             | 1    |               | C            | PT61B             | 1    |               | C            |
| H15         | PT52A             | 1    |               | T            | PT61A             | 1    |               | T            |
| D13         | PT51B             | 1    |               | C            | PT60B             | 1    |               | C            |
| C14         | PT51A             | 1    |               | T            | PT60A             | 1    |               | T            |
| GND         | GNDIO1            | -    |               |              | GNDIO1            | -    |               |              |
| G14         | PT50B             | 1    |               | C            | PT59B             | 1    |               | C            |
| E14         | PT50A             | 1    |               | T            | PT59A             | 1    |               | T            |
| A12         | PT49B             | 1    |               | C            | PT58B             | 1    |               | C            |
| B12         | PT49A             | 1    |               | T            | PT58A             | 1    |               | T            |
| VCCIO       | VCCIO1            | 1    |               |              | VCCIO1            | 1    |               |              |
| F14         | PT48B             | 1    | PCLKC1_0      | C            | PT57B             | 1    | PCLKC1_0      | C            |
| D14         | PT48A             | 1    | PCLKT1_0      | T            | PT57A             | 1    | PCLKT1_0      | T            |
| H16         | XRES              | 1    |               |              | XRES              | 1    |               |              |
| H14         | PT46B             | 0    | PCLKC0_0      | C            | PT55B             | 0    | PCLKC0_0      | C            |
| GND         | GNDIO0            | -    |               |              | GNDIO0            | -    |               |              |
| H13         | PT46A             | 0    | PCLKT0_0      | T            | PT55A             | 0    | PCLKT0_0      | T            |
| A11         | PT45B             | 0    |               | C            | PT54B             | 0    |               | C            |
| B11         | PT45A             | 0    |               | T            | PT54A             | 0    |               | T            |
| C13         | PT44B             | 0    |               | C            | PT53B             | 0    |               | C            |
| VCCIO       | VCCIO0            | 0    |               |              | VCCIO0            | 0    |               |              |
| E13         | PT44A             | 0    |               | T            | PT53A             | 0    |               | T            |
| D12         | PT43B             | 0    |               | C            | PT52B             | 0    |               | C            |
| F13         | PT43A             | 0    |               | T            | PT52A             | 0    |               | T            |
| A10         | PT42B             | 0    |               | C            | PT51B             | 0    |               | C            |
| B10         | PT42A             | 0    |               | T            | PT51A             | 0    |               | T            |
| C12         | PT41B             | 0    |               | C            | PT50B             | 0    |               | C            |
| GND         | GNDIO0            | -    |               |              | GNDIO0            | -    |               |              |
| C10         | PT41A             | 0    |               | T            | PT50A             | 0    |               | T            |
| G13         | PT40B             | 0    |               | C            | PT49B             | 0    |               | C            |
| VCCIO       | VCCIO0            | 0    |               |              | VCCIO0            | 0    |               |              |
| H12         | PT40A             | 0    |               | T            | PT49A             | 0    |               | T            |
| A9          | PT39B             | 0    |               | C            | PT48B             | 0    |               | C            |
| B9          | PT39A             | 0    |               | T            | PT48A             | 0    |               | T            |
| E12         | PT38B             | 0    |               | C            | PT47B             | 0    |               | C            |
| G12         | PT38A             | 0    |               | T            | PT47A             | 0    |               | T            |
| A8          | PT37B             | 0    |               | C            | PT46B             | 0    |               | C            |
| B8          | PT37A             | 0    |               | T            | PT46A             | 0    |               | T            |
| GND         | GNDIO0            | -    |               |              | GNDIO0            | -    |               |              |
| E11         | PT36B             | 0    |               | C            | PT45B             | 0    |               | C            |
| C9          | PT36A             | 0    |               | T            | PT45A             | 0    |               | T            |

## LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA (Cont.)

| LFE2M35E/SE |                   |      |               |              | LFE2M50E/SE       |      |               |              |  |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|--|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |  |
| C15         | URC_SQ_VCCIB2     | 12   |               |              | URC_SQ_VCCIB2     | 12   |               |              |  |
| B15         | URC_SQ_HDINN2     | 12   |               | C            | URC_SQ_HDINN2     | 12   |               | C            |  |
| C14         | URC_SQ_VCCRX2     | 12   |               |              | URC_SQ_VCCRX2     | 12   |               |              |  |
| A18         | URC_SQ_HDOUTP2    | 12   |               | T            | URC_SQ_HDOUTP2    | 12   |               | T            |  |
| C18         | URC_SQ_VCCOB2     | 12   |               |              | URC_SQ_VCCOB2     | 12   |               |              |  |
| B18         | URC_SQ_HDOUTN2    | 12   |               | C            | URC_SQ_HDOUTN2    | 12   |               | C            |  |
| C17         | URC_SQ_VCCTX2     | 12   |               |              | URC_SQ_VCCTX2     | 12   |               |              |  |
| B17         | URC_SQ_HDOUTN3    | 12   |               | C            | URC_SQ_HDOUTN3    | 12   |               | C            |  |
| A16         | URC_SQ_VCCOB3     | 12   |               |              | URC_SQ_VCCOB3     | 12   |               |              |  |
| A17         | URC_SQ_HDOUTP3    | 12   |               | T            | URC_SQ_HDOUTP3    | 12   |               | T            |  |
| C16         | URC_SQ_VCCTX3     | 12   |               |              | URC_SQ_VCCTX3     | 12   |               |              |  |
| B14         | URC_SQ_HDINN3     | 12   |               | C            | URC_SQ_HDINN3     | 12   |               | C            |  |
| B13         | URC_SQ_VCCIB3     | 12   |               |              | URC_SQ_VCCIB3     | 12   |               |              |  |
| A14         | URC_SQ_HDINP3     | 12   |               | T            | URC_SQ_HDINP3     | 12   |               | T            |  |
| C13         | URC_SQ_VCCRX3     | 12   |               |              | URC_SQ_VCCRX3     | 12   |               |              |  |
| -           | -                 | -    |               |              | GNDIO1            | -    |               |              |  |
| -           | -                 | -    |               |              | VCCIO1            | 1    |               |              |  |
| E17         | PT46B             | 1    |               | C            | PT55B             | 1    |               | C            |  |
| D17         | PT46A             | 1    |               | T            | PT55A             | 1    |               | T            |  |
| GNDIO       | GNDIO1            | -    |               |              | GNDIO1            | -    |               |              |  |
| F17         | PT45B             | 1    |               | C            | PT54B             | 1    |               | C            |  |
| D16         | PT45A             | 1    |               | T            | PT54A             | 1    |               | T            |  |
| F19         | PT44B             | 1    |               | C            | PT53B             | 1    |               | C            |  |
| F18         | PT44A             | 1    |               | T            | PT53A             | 1    |               | T            |  |
| VCCIO       | VCCIO1            | 1    |               |              | VCCIO1            | 1    |               |              |  |
| E16         | PT43B             | 1    |               | C            | PT52B             | 1    |               | C            |  |
| D15         | PT43A             | 1    |               | T            | PT52A             | 1    |               | T            |  |
| G18         | PT42B             | 1    |               | C            | PT51B             | 1    |               | C            |  |
| E15         | PT42A             | 1    |               | T            | PT51A             | 1    |               | T            |  |
| GNDIO       | GNDIO1            | -    |               |              | GNDIO1            | -    |               |              |  |
| G17         | PT41B             | 1    |               | C            | PT50B             | 1    |               | C            |  |
| E14         | PT41A             | 1    |               | T            | PT50A             | 1    |               | T            |  |
| D14         | PT40B             | 1    |               | C            | PT49B             | 1    |               | C            |  |
| D13         | PT40A             | 1    |               | T            | PT49A             | 1    |               | T            |  |
| VCCIO       | VCCIO1            | 1    |               |              | VCCIO1            | 1    |               |              |  |
| F15         | PT39B             | 1    | VREF2_1       | C            | PT48B             | 1    | VREF2_1       | C            |  |
| E12         | PT39A             | 1    | VREF1_1       | T            | PT48A             | 1    | VREF1_1       | T            |  |
| H17         | PT38B             | 1    | PCLKC1_0      | C            | PT47B             | 1    | PCLKC1_0      | C            |  |
| E13         | PT38A             | 1    | PCLKT1_0      | T            | PT47A             | 1    | PCLKT1_0      | T            |  |
| C12         | PT37B             | 0    | PCLKC0_0      | C            | PT46B             | 0    | PCLKC0_0      | C            |  |
| GNDIO       | GNDIO0            | -    |               |              | GNDIO0            | -    |               |              |  |
| G15         | PT37A             | 0    | PCLKT0_0      | T            | PT46A             | 0    | PCLKT0_0      | T            |  |
| C11         | PT36B             | 0    | VREF2_0       | C            | PT45B             | 0    | VREF2_0       | C            |  |
| F14         | PT36A             | 0    | VREF1_0       | T            | PT45A             | 0    | VREF1_0       | T            |  |

## LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

| LFE2M50E/SE |                   |      |               |              | LFE2M70E/SE       |      |               |              |
|-------------|-------------------|------|---------------|--------------|-------------------|------|---------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function | Differential | Ball/Pad Function | Bank | Dual Function | Differential |
| Y15         | GND               | -    |               |              | GND               | -    |               |              |
| Y16         | GND               | -    |               |              | GND               | -    |               |              |
| Y17         | GND               | -    |               |              | GND               | -    |               |              |
| AA26        | NC                | -    |               |              | NC                | -    |               |              |
| AB10        | PL73B             | 6    | LDQ71         | C (LVDS)*    | NC                | -    |               |              |
| AB11        | NC                | -    |               |              | NC                | -    |               |              |
| AB12        | NC                | -    |               |              | NC                | -    |               |              |
| AB13        | NC                | -    |               |              | NC                | -    |               |              |
| AB14        | NC                | -    |               |              | NC                | -    |               |              |
| AB15        | NC                | -    |               |              | NC                | -    |               |              |
| AB16        | NC                | -    |               |              | NC                | -    |               |              |
| AB17        | NC                | -    |               |              | NC                | -    |               |              |
| AB19        | NC                | -    |               |              | NC                | -    |               |              |
| AB20        | NC                | -    |               |              | NC                | -    |               |              |
| AB21        | NC                | -    |               |              | NC                | -    |               |              |
| AB9         | PL73A             | 6    | LDQ71         | T (LVDS)*    | NC                | -    |               |              |
| AC10        | PL74B             | 6    | LDQ71         | C            | NC                | -    |               |              |
| AC11        | NC                | -    |               |              | NC                | -    |               |              |
| AC21        | NC                | -    |               |              | NC                | -    |               |              |
| AC22        | NC                | -    |               |              | NC                | -    |               |              |
| AC8         | PL70B             | 6    | LDQ71         | C            | NC                | -    |               |              |
| AC9         | PL74A             | 6    | LDQ71         | T            | NC                | -    |               |              |
| AD21        | NC                | -    |               |              | NC                | -    |               |              |
| AD22        | NC                | -    |               |              | NC                | -    |               |              |
| AD4         | PL68A             | 6    | LDQ71         | T            | NC                | -    |               |              |
| AD5         | PL68B             | 6    | LDQ71         | C            | NC                | -    |               |              |
| AD6         | PL71A             | 6    | LDQS71        | T (LVDS)*    | NC                | -    |               |              |
| AD7         | PL72A             | 6    | LDQ71         | T            | NC                | -    |               |              |
| AD8         | PL72B             | 6    | LDQ71         | C            | NC                | -    |               |              |
| AE23        | NC                | -    |               |              | NC                | -    |               |              |
| AE5         | PL69A             | 6    | LDQ71         | T (LVDS)*    | NC                | -    |               |              |
| AE6         | PL70A             | 6    | LDQ71         | T            | NC                | -    |               |              |
| AE7         | PL71B             | 6    | LDQ71         | C (LVDS)*    | NC                | -    |               |              |
| AF20        | NC                | -    |               |              | NC                | -    |               |              |
| AF23        | NC                | -    |               |              | NC                | -    |               |              |
| AF5         | PL69B             | 6    | LDQ71         | C (LVDS)*    | NC                | -    |               |              |
| AG23        | NC                | -    |               |              | NC                | -    |               |              |
| AG26        | NC                | -    |               |              | NC                | -    |               |              |
| D10         | PT10A             | 0    |               | T            | NC                | -    |               |              |
| E10         | PT9B              | 0    |               | C            | NC                | -    |               |              |
| E11         | PT10B             | 0    |               | C            | NC                | -    |               |              |
| F10         | PT9A              | 0    |               | T            | NC                | -    |               |              |
| F20         | NC                | -    |               |              | NC                | -    |               |              |
| F23         | NC                | -    |               |              | NC                | -    |               |              |
| F8          | PL6B              | 7    | LDQ6          | C (LVDS)*    | NC                | -    |               |              |
| G10         | NC                | -    |               |              | NC                | -    |               |              |
| G20         | NC                | -    |               |              | NC                | -    |               |              |
| G21         | NC                | -    |               |              | NC                | -    |               |              |

**LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

| LFE2M100E/SE |                   |      |                       |              |
|--------------|-------------------|------|-----------------------|--------------|
| Ball Number  | Ball/Pad Function | Bank | Dual Function         | Differential |
| VCCIO        | VCCIO3            | 3    |                       |              |
| T22          | PR69A             | 3    | RDQ72                 | T            |
| T29          | PR68B             | 3    | RDQ72                 | C (LVDS)*    |
| T28          | PR68A             | 3    | RDQ72                 | T (LVDS)*    |
| R23          | PR66B             | 3    | RLM4_SPLLC_FB_A/RDQ63 | C            |
| GNDIO        | GNDIO3            | -    |                       |              |
| -            | -                 | -    |                       |              |
| R22          | PR66A             | 3    | RLM4_SPLLT_FB_A/RDQ63 | T            |
| P30          | PR65B             | 3    | RLM4_SPLLC_IN_A/RDQ63 | C (LVDS)*    |
| R29          | PR65A             | 3    | RLM4_SPLLT_IN_A/RDQ63 | T (LVDS)*    |
| T27          | PR64B             | 3    | RDQ63                 | C            |
| VCCIO        | VCCIO3            | 3    |                       |              |
| T26          | PR64A             | 3    | RDQ63                 | T            |
| GNDIO        | GNDIO3            | -    |                       |              |
| N30          | PR61B             | 3    | RDQ63                 | C (LVDS)*    |
| N29          | PR61A             | 3    | RDQ63                 | T (LVDS)*    |
| VCCIO        | VCCIO3            | 3    |                       |              |
| R27          | PR60B             | 3    | VREF2_3/RDQ63         | C            |
| R28          | PR60A             | 3    | VREF1_3/RDQ63         | T            |
| P29          | PR59B             | 3    | PCLKC3_0/RDQ63        | C (LVDS)*    |
| P28          | PR59A             | 3    | PCLKT3_0/RDQ63        | T (LVDS)*    |
| M30          | PR57B             | 2    | PCLKC2_0/RDQ54        | C            |
| M29          | PR57A             | 2    | PCLKT2_0/RDQ54        | T            |
| GNDIO        | GNDIO2            | -    |                       |              |
| P23          | PR56B             | 2    | RDQ54                 | C (LVDS)*    |
| P24          | PR56A             | 2    | RDQ54                 | T (LVDS)*    |
| R26          | PR55B             | 2    | RDQ54                 | C            |
| P27          | PR55A             | 2    | RDQ54                 | T            |
| VCCIO        | VCCIO2            | 2    |                       |              |
| P25          | PR54B             | 2    | RDQ54                 | C (LVDS)*    |
| P26          | PR54A             | 2    | RDQS54                | T (LVDS)*    |
| K30          | PR53B             | 2    | RDQ54                 | C            |
| GNDIO        | GNDIO2            | -    |                       |              |
| K29          | PR53A             | 2    | RDQ54                 | T            |
| N22          | PR52B             | 2    | RDQ54                 | C (LVDS)*    |
| P22          | PR52A             | 2    | RDQ54                 | T (LVDS)*    |
| J30          | PR51B             | 2    | RUM3_SPLLC_FB_A/RDQ54 | C            |
| VCCIO        | VCCIO2            | 2    |                       |              |
| J29          | PR51A             | 2    | RUM3_SPLLT_FB_A/RDQ54 | T            |
| N24          | PR50B             | 2    | RUM3_SPLLC_IN_A/RDQ54 | C (LVDS)*    |
| N23          | PR50A             | 2    | RUM3_SPLLT_IN_A/RDQ54 | T (LVDS)*    |
| N25          | PR48B             | 2    | RDQ45                 | C            |
| N26          | PR48A             | 2    | RDQ45                 | T            |

## LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

| LFE2M70E/SE |                   |      |                        | LFE2M100E/SE |                   |      |                        |              |
|-------------|-------------------|------|------------------------|--------------|-------------------|------|------------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function          | Differential | Ball/Pad Function | Bank | Dual Function          | Differential |
| AA25        | PR74B             | 3    | RDQ73                  | C            | PR82B             | 3    | RDQ81                  | C            |
| VCCIO       | VCCIO3            | 3    |                        |              | VCCIO3            | 3    |                        |              |
| AC24        | PR74A             | 3    | RDQ73                  | T            | PR82A             | 3    | RDQ81                  | T            |
| AC33        | PR73B             | 3    | RDQ73                  | C (LVDS)*    | PR81B             | 3    | RDQ81                  | C (LVDS)*    |
| AC34        | PR73A             | 3    | RDQS73                 | T (LVDS)*    | PR81A             | 3    | RDQS81                 | T (LVDS)*    |
| GNDIO       | GNDIO3            | -    |                        |              | GNDIO3            | -    |                        |              |
| AB24        | PR72B             | 3    | RDQ73                  | C            | PR80B             | 3    | RDQ81                  | C            |
| Y26         | PR72A             | 3    | RDQ73                  | T            | PR80A             | 3    | RDQ81                  | T            |
| AB33        | PR71B             | 3    | RDQ73                  | C (LVDS)*    | PR79B             | 3    | RDQ81                  | C (LVDS)*    |
| AB34        | PR71A             | 3    | RDQ73                  | T (LVDS)*    | PR79A             | 3    | RDQ81                  | T (LVDS)*    |
| VCCIO       | VCCIO3            | 3    |                        |              | VCCIO3            | 3    |                        |              |
| Y27         | PR70B             | 3    | RDQ73                  | C            | PR78B             | 3    | RDQ81                  | C            |
| AB29        | PR70A             | 3    | RDQ73                  | T            | PR78A             | 3    | RDQ81                  | T            |
| AA34        | PR69B             | 3    | RDQ73                  | C (LVDS)*    | PR77B             | 3    | RDQ81                  | C (LVDS)*    |
| AA33        | PR69A             | 3    | RDQ73                  | T (LVDS)*    | PR77A             | 3    | RDQ81                  | T (LVDS)*    |
| AA31        | PR67B             | 3    | RDQ64                  | C            | PR75B             | 3    | RDQ72                  | C            |
| AA32        | PR67A             | 3    | RDQ64                  | T            | PR75A             | 3    | RDQ72                  | T            |
| GNDIO       | GNDIO3            | -    |                        |              | GNDIO3            | -    |                        |              |
| AA28        | PR66B             | 3    | RDQ64                  | C (LVDS)*    | PR74B             | 3    | RDQ72                  | C (LVDS)*    |
| AA29        | PR66A             | 3    | RDQ64                  | T (LVDS)*    | PR74A             | 3    | RDQ72                  | T (LVDS)*    |
| AA30        | PR65B             | 3    | RDQ64                  | C            | PR73B             | 3    | RDQ72                  | C            |
| AB30        | PR65A             | 3    | RDQ64                  | T            | PR73A             | 3    | RDQ72                  | T            |
| VCCIO       | VCCIO3            | 3    |                        |              | VCCIO3            | 3    |                        |              |
| Y28         | PR64B             | 3    | RDQ64                  | C (LVDS)*    | PR72B             | 3    | RDQ72                  | C (LVDS)*    |
| Y29         | PR64A             | 3    | RDQS64                 | T (LVDS)*    | PR72A             | 3    | RDQS72                 | T (LVDS)*    |
| AA24        | PR63B             | 3    | RDQ64                  | C            | PR71B             | 3    | RDQ72                  | C            |
| GNDIO       | GNDIO3            | -    |                        |              | GNDIO3            | -    |                        |              |
| Y25         | PR63A             | 3    | RDQ64                  | T            | PR71A             | 3    | RDQ72                  | T            |
| Y31         | PR62B             | 3    | RDQ64                  | C (LVDS)*    | PR70B             | 3    | RDQ72                  | C (LVDS)*    |
| Y30         | PR62A             | 3    | RDQ64                  | T (LVDS)*    | PR70A             | 3    | RDQ72                  | T (LVDS)*    |
| Y24         | PR61B             | 3    | RDQ64                  | C            | PR69B             | 3    | RDQ72                  | C            |
| VCCIO       | VCCIO3            | 3    |                        |              | VCCIO3            | 3    |                        |              |
| W25         | PR61A             | 3    | RDQ64                  | T            | PR69A             | 3    | RDQ72                  | T            |
| Y33         | PR60B             | 3    | RDQ64                  | C (LVDS)*    | PR68B             | 3    | RDQ72                  | C (LVDS)*    |
| Y34         | PR60A             | 3    | RDQ64                  | T (LVDS)*    | PR68A             | 3    | RDQ72                  | T (LVDS)*    |
| W28         | PR58B             | 3    | RLM3_SPLL_C_FB_A/RDQ55 | C            | PR66B             | 3    | RLM4_SPLL_C_FB_A/RDQ63 | C            |
| GNDIO       | GNDIO3            | -    |                        |              | GNDIO3            | -    |                        |              |
| V26         | PR58A             | 3    | RLM3_SPLL_T_FB_A/RDQ55 | T            | PR66A             | 3    | RLM4_SPLL_T_FB_A/RDQ63 | T            |
| V28         | PR57B             | 3    | RLM3_SPLL_C_IN_A/RDQ55 | C (LVDS)*    | PR65B             | 3    | RLM4_SPLL_C_IN_A/RDQ63 | C (LVDS)*    |
| V27         | PR57A             | 3    | RLM3_SPLL_T_IN_A/RDQ55 | T (LVDS)*    | PR65A             | 3    | RLM4_SPLL_T_IN_A/RDQ63 | T (LVDS)*    |
| V25         | PR56B             | 3    | RDQ55                  | C            | PR64B             | 3    | RDQ63                  | C            |
| VCCIO       | VCCIO3            | 3    |                        |              | VCCIO3            | 3    |                        |              |
| W24         | PR56A             | 3    | RDQ55                  | T            | PR64A             | 3    | RDQ63                  | T            |
| W33         | PR55B             | 3    | RDQ55                  | C (LVDS)*    | PR63B             | 3    | RDQ63                  | C (LVDS)*    |
| W34         | PR55A             | 3    | RDQS55                 | T (LVDS)*    | PR63A             | 3    | RDQS63                 | T (LVDS)*    |
| GNDIO       | GNDIO3            | -    |                        |              | GNDIO3            | -    |                        |              |
| V24         | PR54B             | 3    | RDQ55                  | C            | PR62B             | 3    | RDQ63                  | C            |
| U26         | PR54A             | 3    | RDQ55                  | T            | PR62A             | 3    | RDQ63                  | T            |
| W29         | PR53B             | 3    | RDQ55                  | C (LVDS)*    | PR61B             | 3    | RDQ63                  | C (LVDS)*    |

## LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

| LFE2M70E/SE |                   |      |                       | LFE2M100E/SE |                   |      |                       |              |
|-------------|-------------------|------|-----------------------|--------------|-------------------|------|-----------------------|--------------|
| Ball Number | Ball/Pad Function | Bank | Dual Function         | Differential | Ball/Pad Function | Bank | Dual Function         | Differential |
| H33         | PR14B             | 2    | RDQ15                 | C            | PR14B             | 2    | RDQ15                 | C            |
| GNDIO       | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| H34         | PR14A             | 2    | RDQ15                 | T            | PR14A             | 2    | RDQ15                 | T            |
| J30         | PR13B             | 2    | RDQ15                 | C (LVDS)*    | PR13B             | 2    | RDQ15                 | C (LVDS)*    |
| J29         | PR13A             | 2    | RDQ15                 | T (LVDS)*    | PR13A             | 2    | RDQ15                 | T (LVDS)*    |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| J27         | PR11B             | 2    | RUM0_SPLLC_IN_A/RDQ15 | C (LVDS)*    | PR11B             | 2    | RUM0_SPLLC_IN_A/RDQ15 | C (LVDS)*    |
| J28         | PR11A             | 2    | RUM0_SPLLT_IN_A/RDQ15 | T (LVDS)*    | PR11A             | 2    | RUM0_SPLLT_IN_A/RDQ15 | T (LVDS)*    |
| H31         | PR9B              | 2    | VREF2_2               | C            | PR9B              | 2    | VREF2_2               | C            |
| GNDIO       | GNDIO2            | -    |                       |              | GNDIO2            | -    |                       |              |
| H32         | PR9A              | 2    | VREF1_2               | T            | PR9A              | 2    | VREF1_2               | T            |
| VCCIO       | VCCIO2            | 2    |                       |              | VCCIO2            | 2    |                       |              |
| H30         | XRES              | 1    |                       |              | XRES              | 1    |                       |              |
| B33         | URC_SQ_VCCRX0     | 12   |                       |              | URC_SQ_VCCRX0     | 12   |                       |              |
| C33         | URC_SQ_HDINP0     | 12   |                       | T            | URC_SQ_HDINP0     | 12   |                       | T            |
| B34         | URC_SQ_VCCIB0     | 12   |                       |              | URC_SQ_VCCIB0     | 12   |                       |              |
| C32         | URC_SQ_HDINN0     | 12   |                       | C            | URC_SQ_HDINN0     | 12   |                       | C            |
| B32         | URC_SQ_VCCTX0     | 12   |                       |              | URC_SQ_VCCTX0     | 12   |                       |              |
| A33         | URC_SQ_HDOUTP0    | 12   |                       | T            | URC_SQ_HDOUTP0    | 12   |                       | T            |
| C34         | URC_SQ_VCCOB0     | 12   |                       |              | URC_SQ_VCCOB0     | 12   |                       |              |
| A32         | URC_SQ_HDOUTN0    | 12   |                       | C            | URC_SQ_HDOUTN0    | 12   |                       | C            |
| B31         | URC_SQ_VCCTX1     | 12   |                       |              | URC_SQ_VCCTX1     | 12   |                       |              |
| A31         | URC_SQ_HDOUTN1    | 12   |                       | C            | URC_SQ_HDOUTN1    | 12   |                       | C            |
| D32         | URC_SQ_VCCOB1     | 12   |                       |              | URC_SQ_VCCOB1     | 12   |                       |              |
| A30         | URC_SQ_HDOUTP1    | 12   |                       | T            | URC_SQ_HDOUTP1    | 12   |                       | T            |
| B30         | URC_SQ_VCCRX1     | 12   |                       |              | URC_SQ_VCCRX1     | 12   |                       |              |
| C31         | URC_SQ_HDINN1     | 12   |                       | C            | URC_SQ_HDINN1     | 12   |                       | C            |
| D31         | URC_SQ_VCCIB1     | 12   |                       |              | URC_SQ_VCCIB1     | 12   |                       |              |
| C30         | URC_SQ_HDINP1     | 12   |                       | T            | URC_SQ_HDINP1     | 12   |                       | T            |
| E29         | URC_SQ_VCCAUX33   | 12   |                       |              | URC_SQ_VCCAUX33   | 12   |                       |              |
| E30         | URC_SQ_REFCLKN    | 12   |                       | C            | URC_SQ_REFCLKN    | 12   |                       | C            |
| D30         | URC_SQ_REFCLKP    | 12   |                       | T            | URC_SQ_REFCLKP    | 12   |                       | T            |
| D29         | URC_SQ_VCCP       | 12   |                       |              | URC_SQ_VCCP       | 12   |                       |              |
| C29         | URC_SQ_HDINP2     | 12   |                       | T            | URC_SQ_HDINP2     | 12   |                       | T            |
| D27         | URC_SQ_VCCIB2     | 12   |                       |              | URC_SQ_VCCIB2     | 12   |                       |              |
| C28         | URC_SQ_HDINN2     | 12   |                       | C            | URC_SQ_HDINN2     | 12   |                       | C            |
| B29         | URC_SQ_VCCRX2     | 12   |                       |              | URC_SQ_VCCRX2     | 12   |                       |              |
| A29         | URC_SQ_HDOUTP2    | 12   |                       | T            | URC_SQ_HDOUTP2    | 12   |                       | T            |
| E28         | URC_SQ_VCCOB2     | 12   |                       |              | URC_SQ_VCCOB2     | 12   |                       |              |
| A28         | URC_SQ_HDOUTN2    | 12   |                       | C            | URC_SQ_HDOUTN2    | 12   |                       | C            |
| B28         | URC_SQ_VCCTX2     | 12   |                       |              | URC_SQ_VCCTX2     | 12   |                       |              |
| A27         | URC_SQ_HDOUTN3    | 12   |                       | C            | URC_SQ_HDOUTN3    | 12   |                       | C            |
| D26         | URC_SQ_VCCOB3     | 12   |                       |              | URC_SQ_VCCOB3     | 12   |                       |              |
| A26         | URC_SQ_HDOUTP3    | 12   |                       | T            | URC_SQ_HDOUTP3    | 12   |                       | T            |
| B27         | URC_SQ_VCCTX3     | 12   |                       |              | URC_SQ_VCCTX3     | 12   |                       |              |
| C27         | URC_SQ_HDINN3     | 12   |                       | C            | URC_SQ_HDINN3     | 12   |                       | C            |
| B26         | URC_SQ_VCCIB3     | 12   |                       |              | URC_SQ_VCCIB3     | 12   |                       |              |
| C26         | URC_SQ_HDINP3     | 12   |                       | T            | URC_SQ_HDINP3     | 12   |                       | T            |
| D28         | URC_SQ_VCCRX3     | 12   |                       |              | URC_SQ_VCCRX3     | 12   |                       |              |

| Part Number        | I/Os | Voltage | Grade | Package         | Pins | Temp. | LUTs (K) |
|--------------------|------|---------|-------|-----------------|------|-------|----------|
| LFE2M100E-5FN1152I | 520  | 1.2V    | -5    | Lead-Free fpBGA | 1152 | Ind   | 100      |
| LFE2M100E-6FN1152I | 520  | 1.2V    | -6    | Lead-Free fpBGA | 1152 | Ind   | 100      |
| LFE2M100E-5FN900I  | 416  | 1.2V    | -5    | Lead-Free fpBGA | 900  | Ind   | 100      |
| LFE2M100E-6FN900I  | 416  | 1.2V    | -6    | Lead-Free fpBGA | 900  | Ind   | 100      |

## LatticeECP2M S-Series Devices, Conventional Packaging

### Commercial

| Part Number      | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M20SE-5F484C | 304  | 1.2V    | -5    | fpBGA   | 484  | Com   | 20       |
| LFE2M20SE-6F484C | 304  | 1.2V    | -6    | fpBGA   | 484  | Com   | 20       |
| LFE2M20SE-7F484C | 304  | 1.2V    | -7    | fpBGA   | 484  | Com   | 20       |
| LFE2M20SE-5F256C | 140  | 1.2V    | -5    | fpBGA   | 256  | Com   | 20       |
| LFE2M20SE-6F256C | 140  | 1.2V    | -6    | fpBGA   | 256  | Com   | 20       |
| LFE2M20SE-7F256C | 140  | 1.2V    | -7    | fpBGA   | 256  | Com   | 20       |

| Part Number      | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M35SE-5F672C | 410  | 1.2V    | -5    | fpBGA   | 672  | Com   | 35       |
| LFE2M35SE-6F672C | 410  | 1.2V    | -6    | fpBGA   | 672  | Com   | 35       |
| LFE2M35SE-7F672C | 410  | 1.2V    | -7    | fpBGA   | 672  | Com   | 35       |
| LFE2M35SE-5F484C | 303  | 1.2V    | -5    | fpBGA   | 484  | Com   | 35       |
| LFE2M35SE-6F484C | 303  | 1.2V    | -6    | fpBGA   | 484  | Com   | 35       |
| LFE2M35SE-7F484C | 303  | 1.2V    | -7    | fpBGA   | 484  | Com   | 35       |
| LFE2M35SE-5F256C | 140  | 1.2V    | -5    | fpBGA   | 256  | Com   | 35       |
| LFE2M35SE-6F256C | 140  | 1.2V    | -6    | fpBGA   | 256  | Com   | 35       |
| LFE2M35SE-7F256C | 140  | 1.2V    | -7    | fpBGA   | 256  | Com   | 35       |

| Part Number      | I/Os | Voltage | Grade | Package | Pins | Temp. | LUTs (K) |
|------------------|------|---------|-------|---------|------|-------|----------|
| LFE2M50SE-5F900C | 410  | 1.2V    | -5    | fpBGA   | 900  | Com   | 50       |
| LFE2M50SE-6F900C | 410  | 1.2V    | -6    | fpBGA   | 900  | Com   | 50       |
| LFE2M50SE-7F900C | 410  | 1.2V    | -7    | fpBGA   | 900  | Com   | 50       |
| LFE2M50SE-5F672C | 372  | 1.2V    | -5    | fpBGA   | 672  | Com   | 50       |
| LFE2M50SE-6F672C | 372  | 1.2V    | -6    | fpBGA   | 672  | Com   | 50       |
| LFE2M50SE-7F672C | 372  | 1.2V    | -7    | fpBGA   | 672  | Com   | 50       |
| LFE2M50SE-5F484C | 270  | 1.2V    | -5    | fpBGA   | 484  | Com   | 50       |
| LFE2M50SE-6F484C | 270  | 1.2V    | -6    | fpBGA   | 484  | Com   | 50       |
| LFE2M50SE-7F484C | 270  | 1.2V    | -7    | fpBGA   | 484  | Com   | 50       |