



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	4250
Number of Logic Elements/Cells	34000
Total RAM Bits	2151424
Number of I/O	140
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m35e-6f256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LatticeECP2/M Family Data Sheet Introduction

July 2012

Features

- High Logic Density for System Integration
 6K to 95K LUTs
 - 90 to 583 I/Os
- Embedded SERDES (LatticeECP2M Only)
 - Data Rates 250 Mbps to 3.125 Gbps
 Up to 16 channels per device PCI Express, Ethernet (1GbE, SGMII), OBSAI, CPRI and Serial RapidIO.

■ sysDSP[™] Block

- 3 to 42 blocks for high performance multiply and accumulate
- Each block supports
 - One 36x36, four 18x18 or eight 9x9 multipliers

■ Flexible Memory Resources

- 55Kbits to 5308Kbits sysMEM[™] Embedded Block RAM (EBR)
 - 18Kbit block
 - Single, pseudo dual and true dual port
 - Byte Enable Mode support
- 12K to 202Kbits distributed RAM
 - Single port and pseudo dual port

■ sysCLOCK Analog PLLs and DLLs

- Two GPLLs and up to six SPLLs per device
 - Clock multiply, divide, phase & delay adjustDynamic PLL adjustment
- Two general purpose DLLs per device

- Pre-Engineered Source Synchronous I/O
 - DDR registers in I/O cells
 - Dedicated gearing logic
 - Source synchronous standards support
 SPI4.2, SFI4 (DDR Mode), XGMII
 - High Speed ADC/DAC devices
 - Dedicated DDR and DDR2 memory support
 DDR1: 400 (200MHz) / DDR2: 533 (266MHz)
 - Dedicated DQS support
- Programmable sysI/O[™] Buffer Supports Wide Range Of Interfaces
 - LVTTL and LVCMOS 33/25/18/15/12
 - SSTL 3/2/18 I, II
 - HSTL15 I and HSTL18 I, II
 - PCI and Differential HSTL, SSTL
 - LVDS, RSDS, Bus-LVDS, MLVDS, LVPECL
- Flexible Device Configuration
 - 1149.1 Boundary Scan compliant
 - Dedicated bank for configuration I/Os
 - SPI boot flash interface
 - Dual boot images supported
 - TransFR™ I/O for simple field updates
 - Soft Error Detect macro embedded
- Optional Bitstream Encryption (LatticeECP2/M "S" Versions Only)

System Level Support

- ispTRACY™ internal logic analyzer capability
- On-chip oscillator for initialization & general use
- 1.2V power supply

Table 1-1. LatticeECP2 (Including "S-Series") Family Selection

Device	ECP2-6	ECP2-12	ECP2-20	ECP2-35	ECP2-50	ECP2-70
LUTs (K)	6	12	21	32	48	68
Distributed RAM (Kbits)	12	24	42	64	96	136
EBR SRAM (Kbits)	55	221	276	332	387	1032
EBR SRAM Blocks	3	12	15	18	21	60
sysDSP Blocks	3	6	7	8	18	22
18x18 Multipliers	12	24	28	32	72	88
GPLL + SPLL + DLL	2+0+2	2+0+2	2+0+2	2+0+2	2+2+2	2+4+2
Maximum Available I/O	190	297	402	450	500	583
Packages and I/O Combinations		•	•	•	•	
144-pin TQFP (20 x 20 mm)	90	93				
208-pin PQFP (28 x 28 mm)		131	131			
256-ball fpBGA (17 x 17 mm)	190	193	193			
484-ball fpBGA (23 x 23 mm)		297	331	331	339	
672-ball fpBGA (27 x 27 mm)			402	450	500	500
900-ball fpBGA (31 x 31 mm)						583

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Data Sheet DS1006



LatticeECP2/M Family Data Sheet Architecture

September 2013

Data Sheet DS1006

Architecture Overview

Each LatticeECP2/M device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM[™] Embedded Block RAM (EBR) and rows of sys-DSP[™] Digital Signal Processing blocks, as shown in Figure 2-1. In addition, the LatticeECP2M family contains SERDES Quads in one or more of the corners. Figure 2-2 shows the block diagram of ECP2M20 with one quad.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional Unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

The LatticeECP2/M devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18K fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addition, LatticeECP2/M devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The LatticeECP2M devices feature up to 16 embedded 3.125Gbps SERDES (Serializer / Deserializer) channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of four SERDES channels along with its Physical Coding Sub-layer (PCS) block, creates a quad. The functionality of the SERDES/PCS Quads can be controlled by memory cells set during device configuration or by registers that are addressable during device operation. The registers in every quad can be programmed by a soft IP interface, referred to as the SERDES Client Interface (SCI). These quads (up to four) are located at the corners of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysl/O buffers. The sysl/O buffers of the LatticeECP2/M devices are arranged in eight banks, allowing the implementation of a wide variety of I/O standards. In addition, a separate I/O bank is provided for the programming interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as SPI4.2, along with memory interfaces including DDR2.

The LatticeECP2/M registers in PFU and sysI/O can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device entering to a known state for predictable system function.

Other blocks provided include PLLs, DLLs and configuration functions. The LatticeECP2/M architecture provides two General PLLs (GPLL) and up to six Standard PLLs (SPLL) per device. In addition, each LatticeECP2/M family member provides two DLLs per device. The GPLLs and DLLs blocks are located in pairs at the end of the bottommost EBR row; the DLL block is located towards the edge of the device. The SPLL blocks are located at the end of the other EBR/DSP rows.

The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual boot support is located toward the center of this EBR row. The Ball Grid Array (BGA) package devices in the LatticeECP2/M family supports a sysCONFIG[™] port located in the corner between banks four and five, which allows for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator. The LatticeECP2/M devices use 1.2V as their core voltage.

^{© 2013} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



PFU Blocks

The core of the LatticeECP2/M device consists of PFU blocks, which are provided in two forms, the PFU and PFF. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-3. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.

Figure 2-3. PFU Diagram



Slice

Slice 0 through Slice 2 contain two LUT4s feeding two registers, whereas Slice 3 contains two LUT4s only. For PFUs, Slice 0 and Slice 2 can also be configured as distributed memory, a capability not available in the PFF. Table 2-1 shows the capability of the slices in both PFF and PFU blocks along with the operation modes they enable. In addition, each PFU contains some logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge triggered or level sensitive clocks.

Table 2-1. Resources and Modes Available per Slice

	PFU E	BLock	PFF Block			
Slice	Resources	Modes	Resources	Modes		
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM		
Slice 1	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM		
Slice 2	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM		
Slice 3	2 LUT4s	Logic, ROM	2 LUT4s	Logic, ROM		

Slices 0, 1 and 2 have 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six to routing and one to carry-chain (to the adjacent PFU). Slice 3 has 13 input signals from routing and four signals to routing. Table 2-2 lists the signals associated with Slice 0 to Slice 2.



The DLLs in the LatticeECP2/M are used to shift the clock in relation to the data for source synchronous inputs. PLLs are used for frequency synthesis and clock generation for source synchronous interfaces. Cascading PLL and DLL blocks allows applications to utilize the unique benefits of both DLLs and PLLs.

For further information about the DLL, please see the list of additional technical documentation at the end of this data sheet.

GPLL/SPLL/GDLL PIO Input Pin Connections (LatticeECP2M Family Only)

All LatticeECP2M devices contain two GDLLs, two GPLLs and six SPLLs, arranged in quadrants as shown in Figure 2-8. In the LatticeECP2M devices GPLLs, SPLLs and GDLLs share their input pins. Figure 2-8 shows the sharing of SPLLs input pin connections in the upper two quadrants and the sharing of GDLL, GPLL and SPLL input pin connections in the lower two quadrants.





Clock Dividers

LatticeECP2/M devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a ÷2, ÷4 or ÷8 mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The clock dividers can be fed from selected PLL/DLL outputs, DLL-DELA delay blocks, routing or from an external clock input. The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets input and synchronously forces all outputs to low. The RELEASE signal releases outputs synchronously to the input clock. For further information about clock dividers, please see the list of additional technical documentation at the end of this data sheet. Figure 2-9 shows the clock divider connections.



IPexpress[™]

The user can access the sysDSP block via the IPexpress tool, which provides the option to configure each DSP module (or group of modules) or by direct HDL instantiation. In addition, Lattice has partnered with The Math-Works[®] to support instantiation in the Simulink[®] tool, a graphical simulation environment. Simulink works with Diamond to dramatically shorten the DSP design cycle in Lattice FPGAs.

Optimized DSP Functions

Lattice provides a library of optimized DSP IP functions. Some of the IP cores planned for the LatticeECP2/M DSP include the Bit Correlator, Fast Fourier Transform, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/ Decoder, Turbo Encoder/Decoder and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available DSP IP cores.

Resources Available in the LatticeECP2/M Family

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP2/M family. Table 2-10 shows the maximum available EBR RAM Blocks in each LatticeECP2/M device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Device	DSP Block	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
ECP2-6	3	24	12	3
ECP2-12	6	48	24	6
ECP2-20	7	56	28	7
ECP2-35	8	64	32	8
ECP2-50	18	144	72	18
ECP2-70	22	176	88	22
ECP2M20	6	48	24	6
ECP2M35	8	64	32	8
ECP2M50	22	176	88	22
ECP2M70	24	192	96	24
ECP2M100	42	336	168	42

Table 2-9. Maximum Number of DSP Blocks in the LatticeECP2/M Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)
ECP2-6	3	55
ECP2-12	12	221
ECP2-20	15	277
ECP2-35	18	332
ECP2-50	21	387
ECP2-70	60	1106
ECP2M20	66	1217
ECP2M35	114	2101
ECP2M50	225	4147
ECP2M70	246	4534
ECP2M100	288	5308



SERDES Power Supply Requirements (LatticeECP2M Family Only)¹

Symbol	Description	Typ. ²	Units
Standby (Power D	own)		
I _{CCTX-SB}	V _{CCTX} current (per channel)	10	μΑ
I _{CCRX-SB}	V _{CCRX} current (per channel)	75	μΑ
I _{CCIB-SB}	Input buffer current (per channel)	0	μΑ
I _{CCOB-SB}	Output buffer current (per channel)	0	μΑ
I _{CCP-SB}	SERDES PLL current (per quad)	30	μΑ
I _{CCAX33-SB}	SERDES termination current (per quad)	10	μΑ
Operating (Data R	ate = 3.125 Gbps)		
I _{CCTX-OP}	V _{CCTX} current (per channel)	19	mA
I _{CCRX-OP}	V _{CCRX} current (per channel)	34	mA
I _{CCIB-OP}	Input buffer current (per channel)	4	mA
I _{CCOB-OP}	Output buffer current (per channel)	13	mA
I _{CCP-OP}	SERDES PLL current (per quad)	26	mA
I _{CCAX33-OP}	SERDES termination current (per quad)	0.01	mA

Over Recommended Operating Conditions

1. Equalization enabled, pre-emphasis disabled. 2. $T_J = 25^{\circ}$ C, power supplies at nominal voltage.

SERDES Power (LatticeECP2M Family Only)

Table 3-1 presents the SERDES power for one channel.

Table 3-1. SERDES Power¹

Symbol	Description	Typ. ²	Units
P _{S-1CH-31}	SERDES power (one channel @ 3.125 Gbps)	90	mW
P _{S-1CH-25}	SERDES power (one channel @ 2.5 Gbps)	87	mW
P _{S-1CH-12}	SERDES power (one channel @ 1.25 Gbps)	86	mW
P _{S-1CH-02}	SERDES power (one channel @ 250 Mbps)	76	mW

1. One quarter of the total quad power (includes contribution from common circuits, all channels in the quad operating, pre-emphasis disabled, equalization enabled).

2. Typical values measured at 25°C and 1.2V.



Timing Diagrams





Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-10. Read/Write Mode with Input and Output Registers





LatticeECP2 Pin Information Summary, LFE2-50 and LFE2-70

		LFE	2-50	LFE2-70		
Pin Ty	ре	484 fpBGA	672 fpBGA	672 fpBGA	900 fpBGA	
Single Ended User I/O		339	500	500	583	
Differential Pair User I/O		169	249	249	290	
	TAP Pins	5	5	5	5	
Configuration	Muxed Pins	14	14	14	14	
	Dedicated Pins (Non TAP)	7	7	7	7	
Non Configuration	Muxed Pins	68	79	79	89	
Non Coniguration	Dedicated Pins	3	3	3	3	
VCC		16	20	20	26	
VCCAUX		16	16	16	17	
VCCPLL		4	4	2	4	
	Bank0	4	5	5	6	
	Bank1	4	5	5	6	
	Bank2	4	5	5	6	
	Bank3	4	5	5	6	
VCCIO	Bank4	4	5	5	6	
	Bank5	4	5	5	6	
	Bank6	4	5	5	6	
	Bank7	4	5	5	6	
	Bank8	2	2	2	2	
GND, GND0 to GND7		60	72	72	104	
NC		0	3	5	101	
	Bank0	50/25	67/33	67/33	84/42	
	Bank1	46/23	66/33	66/33	76/38	
	Bank2	38/19	56/28	56/28	74/37	
Single Ended/ Differential I/O	Bank3	22/11	48/24	48/24	48/24	
Pairs per Bank (including	Bank4	46/23	62/31	62/31	72/35	
emulated with resistors)	Bank5	46/23	68/34	68/34	80/40	
	Bank6	40/20	64/32	64/32	64/32	
	Bank7	37/18	55/27	55/27	71/35	
	Bank8	14/7	14/7	14/7	14/7	
	Bank0 (Top Edge)	0	0	0	0	
	Bank1 (Top Edge)	0	0	0	0	
	Bank2 (Right Edge)	9	13	13	18	
	Bank3 (Right Edge)	5	12	12	12	
True LVDS I/O Pairs per Bank	Bank4 (Bottom Edge)	0	0	0	0	
	Bank5 (Bottom Edge)	0	0	0	0	
	Bank6 (Left Edge)	10	16	16	16	
	Bank7 (Left Edge)	8	12	12	16	
	Bank8 (Right Edge)	0	0	0	0	



LatticeECP2 Power Supply and NC

Signals	144 TQFP ³	208 PQFP ³	256 fpBGA⁴	484 fpBGA⁴
VCC	16, 22, 29, 48, 54, 83, 94, 102, 128, 135	12, 19, 28, 40, 74, 80, 97, 116, 129, 140, 146, 171, 188, 198	LFE2-6: G7, G9, G10, H7, J10, K10, K8 LFE2-12/LFE2-20: G7, G9, G10, H7, J10, K10,	LFE2-12/LFE2-20: N6, N18, J10, J11, J12, J13, K14, K9, L14, L9, M14, M9, N14, N9, P10, P11, P12, P13
			К8	LFE2-35/LFE2-50: J10, J11, J12, J13, K14, K9, L14, L9, M14, M9, N14, N9, P10, P11, P12, P13
VCCIO0	139	195, 206	C5, E7	G10, G9, H8, H9
VCCIO1	117	162, 170	C12, E10	G11, G12, G13, G14
VCCIO2	106	143, 148	E14, G12	H14, H15, J15, K16
VCCIO3	89	123, 135	K12, M14	L16, M16, N16, P16
VCCIO4	64	93, 100	M10, P12	R14, T12, T13, T14
VCCIO5	42	55, 63	M7, P5	R9, T10, T11, T9
VCCIO6	31	38, 44	K5, M3	N7, P7, P8, R8
VCCIO7	9	10, 14	E3, G5	J8, K7, L7, M7
VCCIO8	85	113, 118	T15	P15, R15
VCCJ	35	51	K7	Т8
VCCAUX	6, 39, 90, 142	7, 30, 70, 86, 125, 151, 174, 190	G8, H10, J7, K9	G5, K5, R5, V7, V11, V8, V13, V15, M17, P17, E17, G18, D11, F13, C5, E6
VCCPLL	None	None	None	LFE2-12/LFE2-20: None
				LFE2-35: N6, N18
				LFE2-50: N6, N18, K6, J16
GND ¹	11, 21, 30, 47, 51, 61, 81, 95, 105, 120, 133, 138	5, 13, 17, 25, 32, 42, 60, 68, 77, 81, 89, 102, 115, 122, 139, 145, 159, 169, 175, 184, 192, 201	A1, A16, B12, B5, C8, E15, E2, H14, H8, H9, J3, J8, J9, M15, M2, P9, R12, R5, T1, T16	A22, AA19, AA4, AB1, AB22, B19, B4, C14, C9, D2, D21, F17, F6, H10, H11, H12, H13, J14, J20, J3, J9, K10, K11, K12, K13, K15, K8, L10, L11, L12, L13, L15, L8, M10, M11, M12, M13, M15, M8, N10, N11, N12, N13, N15, N8, P14, P20, P3, P9, R10, R11, R12, R13, U17, U6, W2, W21, Y14, Y9, A1
NC ²	LFE2-6: 45, 46, 124, 127 LFE2-12: 127	None	LFE2-6: K6, R3, P4 LFE2-12/LFE2-20: None	LFE2-12: E3, F3, F1, H4, F2, H5, G1, G3, G2, G4, K6, N1, M2, N2, M1, N3, N5, N4, P5, N19, M19, J22, L22, H22, K22, J16, D22, F21, E21, E22, H19, G20, G19, F20, C21, C22, H6, J6, H3, H2, H17, H16, H20, H18 LFE2-20/LFE2-35: K6, J16, H6, J6, H3, H2, H17, H16, H20, H18 LFE2-50: None

1. All grounds must be electrically connected at the board level. For fpBGA packages, the total number of GND balls is less than the actual number of GND logic connections from the die to the common package GND plane.

2. NC pins should not be connected to any active signals, VCC or GND.

3. Pin orientation follows the conventional order from the pin 1 marking of the top side view and counter-clockwise.

4. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.



LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 144 TQFP

LFE2-6E/SE				LFE2-12E/12SE				
Pin	Pin/Pad				Pin/Pad		Dual	
Number	Function	Bank	Dual Function	Differential	Function	Bank	Function	Differential
1	PL2A	7	VREF2_7	T (LVDS)*	PL2A	7	VREF2_7	T (LVDS)*
2	PL2B	7	VREF1_7	C (LVDS)*	PL2B	7	VREF1_7	C (LVDS)*
3	PL4A	7		T (LVDS)*	PL4A	7		T (LVDS)*
4	PL4B	7		C (LVDS)*	PL4B	7		C (LVDS)*
5	PL6A	7	LDQ10	T (LVDS)*	PL6A	7	LDQ10	T (LVDS)*
6	VCCAUX	-			VCCAUX	-		
7	PL6B	7	LDQ10	C (LVDS)*	PL6B	7	LDQ10	C (LVDS)*
8	PL8A	7	LDQ10	T (LVDS)*	PL8A	7	LDQ10	T (LVDS)*
9	VCCI07	7			VCCIO7	7		
10	PL8B	7	LDQ10	C (LVDS)*	PL8B	7	LDQ10	C (LVDS)*
11	GND	-			GND	-		
12	PL12A	7	LDQ10	T (LVDS)*	PL12A	7	LDQ10	T (LVDS)*
13	PL12B	7	LDQ10	C (LVDS)*	PL12B	7	LDQ10	C (LVDS)*
14	PL13A	7	PCLKT7_0/LDQ10	Т	PL13A	7	PCLKT7_0/LDQ10	Т
15	PL13B	7	PCLKC7_0/LDQ10	С	PL13B	7	PCLKC7_0/LDQ10	С
16	VCC	-			VCC	-		
17	PL15A	6	PCLKT6_0	T (LVDS)*	PL15A	6	PCLKT6_0	T (LVDS)*
18	PL15B	6	PCLKC6_0	C (LVDS)*	PL15B	6	PCLKC6_0	C (LVDS)*
19	PL16A	6	VREF2_6	Т	PL16A	6	VREF2_6	Т
20	PL16B	6	VREF1_6	С	PL16B	6	VREF1_6	С
21	GND	-			GND	-		
22	VCC	-			VCC	-		
23	PL18A	6	LLM0_GDLLT_FB_A	Т	PL18A	6	LLM0_GDLLT_FB_A	Т
24	PL18B	6	LLM0_GDLLC_FB_A	С	PL18B	6	LLM0_GDLLC_FB_A	С
25	LLM0_PLLCAP	6			LLM0_PLLCAP	6		
26	PL20A	6	LLM0_GPLLT_IN_A**	T (LVDS)*	PL20A	6	LLM0_GPLLT_IN_A**	T (LVDS)*
27	PL20B	6	LLM0_GPLLC_IN_A**	C (LVDS)*	PL20B	6	LLM0_GPLLC_IN_A**	C (LVDS)*
28	PL22A	6			PL22A	6		
29	VCC	-			VCC	-		
30	GND	-			GND	-		
31	VCCIO6	6			VCCIO6	6		
32	ТСК	-			TCK	-		
33	TDI	-			TDI	-		
34	TDO	-			TDO	-		
35	VCCJ	-			VCCJ	-		
36	TMS	-			TMS	-		
37	PB2A	5	VREF2_5/BDQ6	Т	PB2A	5	VREF2_5/BDQ6	Т
38	PB2B	5	VREF1_5/BDQ6	С	PB2B	5	VREF1_5/BDQ6	С
39	VCCAUX	-			VCCAUX	-		
40	PB4A	5	BDQ6	Т	PB6A	5	BDQS6	Т
41	PB4B	5	BDQ6	С	PB6B	5	BDQ6	С
42	VCCIO5	5			VCCIO5	5		
43	PB6A	5	BDQS6	Т	PB12A	5	BDQ15	Т
44	PB6B	5	BDQ6	С	PB12B	5	BDQ15	С
45	NC	5			PB16A	5	BDQ15	Т



LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 484 fpBGA (Cont.)

	LFE2-12E/12SE					LFE2-20E/20SE		
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
AB7	PB13B	5	BDQ15	С	PB22B	5	BDQ24	С
Y8	PB16A	5	BDQ15	Т	PB25A	5	BDQ24	Т
GNDIO	GNDIO5	-			GNDIO	-		
W9	PB15A	5	BDQS15	Т	PB24A	5	BDQS24	Т
AA8	PB16B	5	BDQ15	С	PB25B	5	BDQ24	С
V9	PB15B	5	BDQ15	С	PB24B	5	BDQ24	С
AB8	PB18A	5	BDQ15	Т	PB27A	5	BDQ24	Т
VCCIO	VCCIO5	5			VCCIO5	5		
W10	PB17A	5	BDQ15	Т	PB26A	5	BDQ24	Т
AA9	PB18B	5	BDQ15	С	PB27B	5	BDQ24	С
V10	PB17B	5	BDQ15	С	PB26B	5	BDQ24	С
GNDIO	GNDIO5	-			GNDIO	-		
Y10	PB21A	5	BDQ24	Т	PB30A	5	BDQ33	Т
AB9	PB20A	5	BDQ24	Т	PB29A	5	BDQ33	Т
AA10	PB21B	5	BDQ24	С	PB30B	5	BDQ33	С
AB10	PB20B	5	BDQ24	С	PB29B	5	BDQ33	С
AB11	PB23A	5	BDQ24	Т	PB32A	5	BDQ33	Т
U10	PB22A	5	BDQ24	Т	PB31A	5	BDQ33	Т
VCCIO	VCCIO5	5			VCCIO5	5		
AA11	PB23B	5	BDQ24	С	PB32B	5	BDQ33	С
U11	PB22B	5	BDQ24	С	PB31B	5	BDQ33	С
GNDIO	GNDIO5	-			GNDIO5	-		
AB12	PB25A	5	BDQ24	Т	PB34A	5	BDQ33	Т
Y11	PB24A	5	BDQS24	Т	PB33A	5	BDQS33	Т
AA12	PB25B	5	BDQ24	С	PB34B	5	BDQ33	С
W11	PB24B	5	BDQ24	С	PB33B	5	BDQ33	С
AB13	PB26A	5	PCLKT5_0/BDQ24	Т	PB35A	5	PCLKT5_0/BDQ33	Т
VCCIO	VCCIO5	5			VCCIO5	5		
AB14	PB26B	5	PCLKC5_0/BDQ24	С	PB35B	5	PCLKC5_0/BDQ33	С
GNDIO	GNDIO5	-			GNDIO5	-		
Y12	PB32A	4	BDQ33	Т	PB41A	4	BDQ42	Т
W12	PB32B	4	BDQ33	С	PB41B	4	BDQ42	С
VCCIO	VCCIO4	4			VCCIO4	4		
U12	PB31A	4	PCLKT4_0/BDQ33	Т	PB40A	4	PCLKT4_0/BDQ42	Т
V12	PB31B	4	PCLKC4_0/BDQ33	С	PB40B	4	PCLKC4_0/BDQ42	С
U13	PB34A	4	BDQ33	Т	PB43A	4	BDQ42	Т
GNDIO	GNDIO4	-			GNDIO4	-		
AA13	PB33A	4	BDQS33	Т	PB42A	4	BDQS42	Т
U14	PB34B	4	BDQ33	С	PB43B	4	BDQ42	С
Y13	PB33B	4	BDQ33	С	PB42B	4	BDQ42	С
AB16	PB36A	4	BDQ33	Т	PB45A	4	BDQ42	Т
VCCIO	VCCIO4	4			VCCIO4	4		
AB15	PB35A	4	BDQ33	Т	PB44A	4	BDQ42	Т
AB17	PB36B	4	BDQ33	С	PB45B	4	BDQ42	С



LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA (Cont.)

		LI	E2-20E/20SE		LFE2-35E/35SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
A2	GND	-			GND	-			
A25	GND	-			GND	-			
AA18	GND	-			GND	-			
AA24	GND	-			GND	-			
AA3	GND	-			GND	-			
AA9	GND	-			GND	-			
AD11	GND	-			GND	-			
AD16	GND	-			GND	-			
AD21	GND	-	<u> </u>		GND	-			
AD6	GND	-			GND	-			
AE1	GND	-			GND	-			
AE26	GND	-			GND	-			
AF2	GND	-			GND	-			
AF25	GND	-			GND	-			
B1	GND	-			GND	-			
B26	GND	-			GND	-			
C11	GND	-			GND	-			
C16	GND	-			GND	-			
C21	GND	-			GND	-			
C6	GND	-	<u> </u>		GND	-			
F18	GND	-			GND	-			
F24	GND	-	<u> </u>		GND	-			
F3	GND	-	<u> </u>		GND	-			
F9	GND	-	<u> </u>		GND	-			
J13	GND	-			GND	-		_	
J14	GND	-			GND	-			
J21	GND	-			GND	-		_	
J6	GND	-			GND	-			
KIU	GND	-			GND	-			
K11	GND	-			GND	-			
K13	GND	-			GND	-			
K14	GND	-			GND	-			
K10	GND	-			GND	-			
K17	GND	-			GND	-			
	GND	-			GND	-			
	GND	-			GND	-			
L10	GND	-			GND	-			
L17	GND	-			GND	-			
L24		-				-		-	
L3 M12						-			
M14									
N10		-				-		-	
N10		-				-		-	
	GND	-				-		-	
N13	GND	-				-			
IN 14	GND	-	I		GND	-			



LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

		L	FE2-50E/SE	LFE2-70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
GND	GNDIO1	-			GNDIO1	-		
C15	PT54B	1		С	PT63B	1		С
A15	PT54A	1		Т	PT63A	1		Т
A13	PT53B	1		С	PT62B	1		С
B13	PT53A	1		Т	PT62A	1		Т
VCCIO	VCCIO1	1			VCCIO1	1		
H17	PT52B	1		С	PT61B	1		С
H15	PT52A	1		Т	PT61A	1		Т
D13	PT51B	1		С	PT60B	1		С
C14	PT51A	1		Т	PT60A	1		Т
GND	GNDIO1	-			GNDIO1	-		
G14	PT50B	1		С	PT59B	1		С
E14	PT50A	1		Т	PT59A	1		Т
A12	PT49B	1		С	PT58B	1		С
B12	PT49A	1		Т	PT58A	1		Т
VCCIO	VCCIO1	1			VCCIO1	1		
F14	PT48B	1	PCLKC1_0	С	PT57B	1	PCLKC1_0	С
D14	PT48A	1	PCLKT1_0	Т	PT57A	1	PCLKT1_0	Т
H16	XRES	1			XRES	1		
H14	PT46B	0	PCLKC0_0	С	PT55B	0	PCLKC0_0	С
GND	GNDIO0	-			GNDIO0	-		
H13	PT46A	0	PCLKT0_0	Т	PT55A	0	PCLKT0_0	Т
A11	PT45B	0		С	PT54B	0		С
B11	PT45A	0		Т	PT54A	0		Т
C13	PT44B	0		С	PT53B	0		С
VCCIO	VCCI00	0			VCCIO0	0		
E13	PT44A	0		Т	PT53A	0		Т
D12	PT43B	0		С	PT52B	0		С
F13	PT43A	0		Т	PT52A	0		Т
A10	PT42B	0		С	PT51B	0		С
B10	PT42A	0		Т	PT51A	0		Т
C12	PT41B	0		С	PT50B	0		С
GND	GNDIO0	-			GNDIO0	-		
C10	PT41A	0		Т	PT50A	0		Т
G13	PT40B	0		С	PT49B	0		С
VCCIO	VCCIO0	0			VCCIO0	0		
H12	PT40A	0		Т	PT49A	0		Т
A9	PT39B	0		С	PT48B	0		С
B9	PT39A	0		Т	PT48A	0		Т
E12	PT38B	0		С	PT47B	0		С
G12	PT38A	0		Т	PT47A	0		Т
A8	PT37B	0		С	PT46B	0		С
B8	PT37A	0		Т	PT46A	0		Т
GND	GNDIO0	-			GNDIO0	-		
E11	PT36B	0		С	PT45B	0		С
C9	PT36A	0		Т	PT45A	0		Т



LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)

Ball/Pad Ball/Pad Dual Function Differential C PirtRential Pueblic Dual Function Differential C PirtRential PirtRential Dual Function Differential C D4 PT78 0 C PT78 0 C D3 PT7A 0 T PT78 0 C C2 PT68 0 C PT88 0 C G8 PT58 0 C PT64 0 T G G7 PT48 0 C PT64 0 T G G7 PT48 0 C PT44 0 T PT54 0 T F7 PT44 0 T PT34 0 T T G6 PT38 0 VREF2_0 C PT34 0 VREF2_0 C L14 VCC - VCC - VCC - L14 VCC - L14 VCC -<			L	FE2-50E/SE	LFE2-70E/SE				
DA PT78 0 C PT78 0 T D3 PT74 0 T PT74 0 T C2 PT68 0 C PT68 0 C G8 PT58 0 C PT58 0 C G7 PT54 0 T PT54 0 T G7 PT54 0 C PT58 0 C G7 PT54 0 T PT54 0 T G7 PT54 0 T PT54 0 T G7 PT48 0 T PT44 0 T T G6 PT28 0 VREF2.0 C PT28 0 VREF2.0 C L13 VCC - VCC - T T T L14 VCC - VCC - T T T L14	Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
D3 PT7A 0 T PT7A 0 T C2 PT6B 0 C PT6B 0 C G8 PT6B 0 C PT6A 0 T G8 PT6B 0 C PT6A 0 C G7 PT5A 0 C PT6B 0 C G7 PT5A 0 T PT5A 0 T E7 PT5A 0 C PT6B 0 C F7 PT6A 0 C PT3A 0 T E6 PT3B 0 C PT3A 0 VREF2.0 C E5 PT3A 0 VREF1.0 T PT2A 0 VREF2.0 C L13 VCC - VCC - - - - L14 VCC - VCC - - - - M11<	D4	PT7B	0		С	PT7B	0		С
C2 PT6B 0 C PT6B 0 C C1 PT5A 0 T PT6B 0 T G8 PT5B 0 C PT5B 0 C G7 PT5A 0 T PT5A 0 T E7 PT4B 0 C PT4B 0 C F7 PT4A 0 T PT5B 0 C E6 PT3B 0 C PT3B 0 T T G6 PT2B 0 VPEF2_0 C PT3B 0 VEEF2_0 C L12 VCC - VCC - - - - L13 VCC - VCC - - - - L14 VCC - VCC - - - - L14 VCC - VCC - - - - <	D3	PT7A	0		Т	PT7A	0		Т
C1 PT6A 0 T PT6A 0 C G8 PT8B 0 C PT8B 0 C G7 PT8A 0 T PT8B 0 T E7 PT8A 0 C PT8B 0 C PT8 0 C PT8B 0 C C F7 PT4A 0 T PT4B 0 T F6 PT3B 0 C PT8B 0 C C G6 PT2A 0 VREF2.0 C PT2A 0 VREF1.0 T L12 VCC - VCC - - - - L13 VCC - VCC - - - - M11 VCC - VCC - - - - M11 VCC - VCC - - - -	C2	PT6B	0		С	PT6B	0		С
GB PTSB 0 C PTSB 0 C GND GND/OD - GND/OD -	C1	PT6A	0		Т	PT6A	0		Т
GND (G) - GND (G) - G7 PT5A 0 T PT5A 0 T G7 PT5A 0 C PT6A 0 C F7 PT4A 0 T PT6A 0 T F8 PT4A 0 T PT4A 0 T E6 PT3B 0 C PT3B 0 C C G6 PT2B 0 VREF1_0 T PT2B 0 VREF1_0 T L13 VCC - VCC - - - - M11	G8	PT5B	0		С	PT5B	0		С
G7 PTSA 0 T PTSA 0 T E7 PT4B 0 C P74B 0 C VCCIO 0 T P74B 0 T C E6 P73B 0 T P74A 0 T E6 P73A 0 T P73B 0 C E6 P72B 0 VREF2_0 C P72B 0 VREF2_0 C G6 P72A 0 VREF1_0 T P72A 0 VREF1_0 T L12 VCC - VCC - - - - L13 VCC - VCC - - - - M11 VCC - VCC - - - - M11 VCC - VCC - - - - M11 VCC - VCC - -	GND	GNDIO0	-			GNDIO0	-		
EF PT48 0 C PT48 0 C VGCIO VCCIO0 0 VCCIO0 0 F7 PT4A 0 T PT4A 0 T E6 PT38 0 C PT38 0 C E5 PT3A 0 VREF2_0 C PT28 0 VREF2_0 C G6 PT28 0 VREF1_0 T PT2A 0 VREF1_0 T L12 VCC - VCC - C L13 VCC - VCC - <td>G7</td> <td>PT5A</td> <td>0</td> <td></td> <td>Т</td> <td>PT5A</td> <td>0</td> <td></td> <td>Т</td>	G7	PT5A	0		Т	PT5A	0		Т
VCCIO0 0 VCCIO0 0 F7 PTAA 0 T PTAA 0 T E6 PT3B 0 C PT3A 0 C E5 PT3A 0 VREF2.0 C PT3A 0 VREF2.0 C G6 PT2A 0 VREF1_0 T PT2A 0 VREF2.0 C L12 VCC - VCC - C L13 VCC - VCC - C L14 VCC - VCC - M11 VCC - VCC - M11 VCC - VCC - M111 VCC - VCC - N11 VCC - VCC -	E7	PT4B	0		С	PT4B	0		С
F7 PT4A 0 T PT4A 0 T E6 PT3B 0 C PT3B 0 C E5 PT3A 0 VREF2_0 C PT3B 0 VREF2_0 C G6 PT2A 0 VREF1_0 T PT2A 0 VREF1_0 T L12 VCC - VCC - - - L13 VCC - VCC - - L14 VCC - VCC - - M11 VCC - VCC - - M11 VCC - VCC - - M15 VCC - VCC - - M16 VCC - VCC - - M16 VCC - VCC - - M16 VCC - VCC - - M11 VCC - VCC - - M16 VCC - VCC - - M16 VCC - VCC - - P11 VCC - VCC - -	VCCIO	VCCIO0	0			VCCIO0	0		
E6 PT3B 0 C PT3B 0 C E5 PT3A 0 T PT3A 0 T G6 PT2B 0 VREF2_0 C PT2A 0 VREF1_0 T L12 VCC - VCC - - - - L13 VCC - VCC - - - - L14 VCC - VCC - - - - L14 VCC - VCC - - - - L15 VCC - VCC - - - - M11 VCC - VCC - - - - M15 VCC - VCC - - - - N11 VCC - VCC - - - - N11 VCC - VCC <t< td=""><td>F7</td><td>PT4A</td><td>0</td><td></td><td>Т</td><td>PT4A</td><td>0</td><td></td><td>Т</td></t<>	F7	PT4A	0		Т	PT4A	0		Т
E5 PT3A 0 T PT3A 0 T G6 PT2B 0 VREF2_0 C PT2B 0 VREF1_0 T G5 PT2A 0 VREF1_0 T PT2A 0 VREF1_0 T L13 VCC - VCC - VCC - - L14 VCC - VCC - - - - L14 VCC - VCC - - - - L15 VCC - VCC - - - - M12 VCC - VCC - - - - M16 VCC - VCC -<	E6	PT3B	0		С	PT3B	0		С
G6 PT28 0 VREF2_0 C PT28 0 VREF1_0 T L12 VCC - VCC - T	E5	PT3A	0		Т	PT3A	0		Т
G5 PT2A 0 VREF1_0 T PT2A 0 VREF1_0 T L12 VCC - VCC - </td <td>G6</td> <td>PT2B</td> <td>0</td> <td>VREF2_0</td> <td>С</td> <td>PT2B</td> <td>0</td> <td>VREF2_0</td> <td>С</td>	G6	PT2B	0	VREF2_0	С	PT2B	0	VREF2_0	С
L12 VCC - VCC - L13 VCC - VCC - L14 VCC - VCC - M11 VCC - VCC - M11 VCC - VCC - M11 VCC - VCC - M15 VCC - VCC - M16 VCC - VCC - M16 VCC - VCC - N16 VCC - VCC - N16 VCC - VCC - N16 VCC - VCC - P11 VCC - VCC - P11 VCC - VCC - R17 VCC - VCC - R18 VCC - VCC - T13 VCC - VCC - T14 VCC - VCC - T14 VCCI00	G5	PT2A	0	VREF1_0	Т	PT2A	0	VREF1_0	Т
L13 VCC - VCC - L14 VCC - VCC - L15 VCC - VCC - M11 VCC - VCC - M12 VCC - VCC - M15 VCC - VCC - M16 VCC - VCC - N11 VCC - VCC - N11 VCC - VCC - N16 VCC - VCC - N11 VCC - VCC - N16 VCC - VCC - P11 VCC - VCC - P16 VCC - VCC - R11 VCC - VCC - R12 VCC <	L12	VCC	-			VCC	-		
L14 VCC - VCC - L15 VCC - VCC - M11 VCC - VCC - M12 VCC - VCC - M15 VCC - VCC - M15 VCC - VCC - M16 VCC - VCC - N16 VCC - VCC - N16 VCC - VCC - N16 VCC - VCC - P11 VCC - VCC - P11 VCC - VCC - R11 VCC - VCC - R12 VCC - VCC - R15 VCC - VCC - R16 VCC - VCC - T13 VCC - VCC - T14 VCC - VCC - T15 VCC <	L13	VCC	-			VCC	-		
L15 VCC - VCC - M11 VCC - VCC - M12 VCC - VCC - M15 VCC - VCC - M16 VCC - VCC - M16 VCC - VCC - M16 VCC - VCC - N11 VCC - VCC - N11 VCC - VCC - N11 VCC - VCC - N16 VCC - VCC - N11 VCC - VCC - P11 VCC - VCC - P11 VCC - VCC - R11 VCC - VCC - R11 VCC - VCC - R15 VCC - VCC - R16 VCC - VCC - T12 VCC <	L14	VCC	-			VCC	-		
M11 VCC · M12 VCC · VCC · M15 VCC · VCC · M16 VCC · VCC · N11 VCC · VCC · N11 VCC · VCC · N16 VCC · VCC · P11 VCC · VCC · R11 VCC · · · R15 VCC	L15	VCC	-			VCC	-		
M12 VCC · M15 VCC · VCC · M16 VCC · VCC · N11 VCC · VCC · N11 VCC · VCC · N11 VCC · VCC · N16 VCC · VCC · N16 VCC · VCC · P11 VCC · VCC · R15 VCC · VCC · R15 VCC · VCC · R16 VCC · VCC · T12 VCC · VCC · T13 VCC · VCC · T14 VCC · VCC · D11 VCCl00 0 ·	M11	VCC	-			VCC	-		
M15 VCC · VCC · M16 VCC · VCC · · N11 VCC · VCC · · N16 VCC · VCC · · N16 VCC · VCC · · P11 VCC · VCC · · P11 VCC · VCC · · P16 VCC · · · · R11 VCC · · · · R12 VCC · · · · · R15 VCC · · · · · · T12 VCC · · · · · · · · T13 VCC · · · · · · · · · · ·	M12	VCC	-			VCC	-		
M16 VCC · VCC · N11 VCC · VCC · N16 VCC · VCC · P11 VCC · VCC · P11 VCC · VCC · P16 VCC · VCC · P16 VCC · VCC · P16 VCC · VCC · P11 VCC · VCC · P16 VCC · VCC · R11 VCC · VCC · R15 VCC · VCC · R16 VCC · VCC · T12 VCC · VCC · T14 VCC · VCC · T15 VCC · VCCI00 0 D6 VCCI00 VCCI00 · · </td <td>M15</td> <td>VCC</td> <td>-</td> <td></td> <td></td> <td>VCC</td> <td>-</td> <td></td> <td></td>	M15	VCC	-			VCC	-		
N11 VCC · VCC · N16 VCC · VCC · P11 VCC · VCC · R11 VCC · VCC · R15 VCC · VCC · R16 VCC · VCC · T12 VCC · VCC · T14 VCC · VCC · D11 VCCI00 0 VCCI00 · D6 VCCI00 VCCI00 · VCCI00 <td>M16</td> <td>VCC</td> <td>-</td> <td></td> <td></td> <td>VCC</td> <td>-</td> <td></td> <td></td>	M16	VCC	-			VCC	-		
N16 VCC · VCC · P11 VCC · VCC · P16 VCC · VCC · R11 VCC · VCC · R11 VCC · VCC · R11 VCC · VCC · R12 VCC · VCC · R15 VCC · VCC · R16 VCC · VCC · R16 VCC · VCC · T12 VCC · VCC · T13 VCC · VCC · T14 VCC · VCC · D11 VCCI00 0 VCCI00 · B VCCI00 0 VCCI00 · J12 VCCI00 0 VCCI00 · J12 VCCI01 1 · · <td>N11</td> <td>VCC</td> <td>-</td> <td></td> <td></td> <td>VCC</td> <td>-</td> <td></td> <td></td>	N11	VCC	-			VCC	-		
P11 VCC - P16 VCC - R11 VCC - R12 VCC - R12 VCC - R15 VCC - R16 VCC - R17 VCC - R18 VCC - R16 VCC - R17 VCC - R16 VCC - R17 VCC - R16 VCC - VCC - VCC R18 VCC - R19 VCC - R11 VCC - - R11 VCC - - R11 VCC - - - R11 VCC - - - R11 VCC - -	N16	VCC	-			VCC	-		
P16 VCC - R11 VCC - VCC - R12 VCC - VCC - R15 VCC - VCC - R16 VCC - VCC - R16 VCC - VCC - R16 VCC - VCC - T12 VCC - VCC - T13 VCC - VCC - T14 VCC - VCC - T15 VCC - VCC - T14 VCC - VCC - T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI01 1 D21 VCCI01 1 VCCI01 1	P11	VCC	-			VCC	-		
R11 VCC · VCC · R12 VCC · VCC · · R15 VCC · VCC · · R16 VCC · VCC · · T12 VCC · VCC · · T112 VCC · VCC · · T112 VCC · VCC · · T112 VCC · VCC · · T13 VCC · · · · · T14 VCC · · · · · · T15 VCC ·	P16	VCC	-			VCC	-		
R12 VCC - VCC - R15 VCC - VCC - R16 VCC - VCC - T12 VCC - VCC - T13 VCC - VCC - T14 VCC - VCC - T14 VCC - VCC - T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 D6 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 K12 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI00 0 J12 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 K15 VCCI01 1 VCCI02 2 </td <td>R11</td> <td>VCC</td> <td>-</td> <td></td> <td></td> <td>VCC</td> <td>-</td> <td></td> <td></td>	R11	VCC	-			VCC	-		
R15 VCC - VCC - R16 VCC - VCC - T12 VCC - VCC - T13 VCC - VCC - T14 VCC - VCC - T14 VCC - VCC - T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 D6 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI00 0 J12 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 K15 VCCI02 2 VCCI02 2 J20 VCCI02 2 VCCI02 2	R12	VCC	-			VCC	-		
R16 VCC - VCC - T12 VCC - VCC -	R15	VCC	-			VCC	-		
T12 VCC - VCC - T13 VCC - VCC - T14 VCC - VCC - T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 D6 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 K12 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI01 1 D21 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 G18 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 K15 VCCI02 2 VCCI02 2 J20 VCCI02 2 VCCI02 2	R16	VCC	-			VCC	-		
T13 VCC - VCC - T14 VCC - VCC - T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 D6 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 K12 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI01 1 D21 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 G18 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 K15 VCCI01 1 VCCI01 1 F23 VCCI02 2 VCCI02 2	T12	VCC	-			VCC	-		
T14 VCC - VCC - T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 D6 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 K12 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI00 0 J12 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 K15 VCCI01 1 VCCI01 1 F23 VCCI02 2 VCCI02 2	T13	VCC	-			VCC	-		
T15 VCC - VCC - D11 VCCI00 0 VCCI00 0 D6 VCCI00 0 VCCI00 0 G9 VCCI00 0 VCCI00 0 K12 VCCI00 0 VCCI00 0 J12 VCCI00 0 VCCI00 0 J12 VCCI01 1 VCCI01 1 D16 VCCI01 1 VCCI01 1 D21 VCCI01 1 VCCI01 1 G18 VCCI01 1 VCCI01 1 J15 VCCI01 1 VCCI01 1 K15 VCCI01 1 VCCI01 1 F23 VCCI02 2 VCCI02 2	T14	VCC	-			VCC	-		
D11 VCCIO0 0 VCCIO0 0 D6 VCCIO0 0 VCCIO0 0 G9 VCCIO0 0 VCCIO0 0 K12 VCCIO0 0 VCCIO0 0	T15	VCC	-			VCC	-		
D6 VCCIO0 0 VCCIO0 0 G9 VCCIO0 0 VCCIO0 0 VCCIO0 0 K12 VCCIO0 0 VCCIO0 0 VCCIO0 0 VCCIO0 0 J12 VCCIO0 0 VCCIO0 0 VCCIO0 0 VCCIO1 1 VCCIO2 2 VCCIO2 2 VCCIO2 2 VCCIO2 2 VCCIO2 2 VCCIO2 2	D11	VCCIO0	0			VCCIO0	0		
G9 VCCIO0 0 VCCIO0 0 K12 VCCIO0 0 VCCIO0 0 VCCIO0 0 J12 VCCIO0 0 VCCIO0 0 VCCIO0 0 J12 VCCIO1 1 VCCIO1 0 VCCIO1 1 D16 VCCIO1 1 VCCIO1 1 VCCIO1 1 D21 VCCIO1 1 VCCIO1 1 VCCIO1 1 G18 VCCIO1 1 VCCIO1 1 VCCIO1 1 J15 VCCIO1 1 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2 VCCIO2 2	D6	VCCIO0	0			VCCIO0	0		
K12 VCCIO0 0 VCCIO0 0 J12 VCCIO0 0 VCCIO0 0 VCCIO0 0 D16 VCCIO1 1 VCCIO1 1 VCCIO1 1 D21 VCCIO1 1 VCCIO1 1 VCCIO1 1 G18 VCCIO1 1 VCCIO1 1 VCCIO1 1 J15 VCCIO1 1 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2 VCCIO2 2	G9	VCCIO0	0			VCCIO0	0		
J12 VCCIO0 0 VCCIO0 0 D16 VCCIO1 1 VCCIO1 1 D21 VCCIO1 1 VCCIO1 1 G18 VCCIO1 1 VCCIO1 1 J15 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 F23 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2	K12	VCCIO0	0			VCCIO0	0		
D16 VCCIO1 1 VCCIO1 1 D21 VCCIO1 1 VCCIO1 1 G18 VCCIO1 1 VCCIO1 1 J15 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 F23 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2	J12	VCCIO0	0			VCCIO0	0		
D21 VCCIO1 1 VCCIO1 1 G18 VCCIO1 1 VCCIO1 1 J15 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 F23 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2	D16	VCCIO1	1			VCCIO1	1		
G18 VCCIO1 1 VCCIO1 1 J15 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 F23 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2	D21	VCCIO1	1			VCCIO1	1		
J15 VCCIO1 1 VCCIO1 1 K15 VCCIO1 1 VCCIO1 1 F23 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2	G18	VCCIO1	1			VCCIO1	1		
K15 VCCIO1 1 VCCIO1 1 F23 VCCIO2 2 VCCIO2 2 J20 VCCIO2 2 VCCIO2 2	J15	VCCIO1	1			VCCIO1	1		
F23 VCCIO2 2 J20 VCCIO2 2	K15	VCCIO1	1			VCCIO1	1		
J20 VCCIO2 2 VCCIO2 2	F23	VCCIO2	2			VCCIO2	2		
	J20	VCCIO2	2			VCCIO2	2		



LFE2M20E/SE and LFE2M35E/SE Logic Signal Connections: 484 fpBGA

		LFE	2M20E/SE				LFE2M35E/SE			
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential		
D1	PL2A	7	LDQ6	T (LVDS)*	PL2A	7	LDQ6	T (LVDS)*		
E1	PL2B	7	LDQ6	C (LVDS)*	PL2B	7	LDQ6	C (LVDS)*		
F1	PL3A	7	LDQ6	Т	PL3A	7	LDQ6	Т		
F2	PL3B	7	LDQ6	С	PL3B	7	LDQ6	С		
F5	PL4A	7	LDQ6	T (LVDS)*	PL4A	7	LDQ6	T (LVDS)*		
VCCIO	VCCIO7	7			VCCIO7	7				
G6	PL4B	7	LDQ6	C (LVDS)*	PL4B	7	LDQ6	C (LVDS)*		
F4	PL5A	7	LDQ6	Т	PL5A	7	LDQ6	Т		
F3	PL5B	7	LDQ6	С	PL5B	7	LDQ6	С		
G1	PL6A	7	LDQS6	T (LVDS)*	PL6A	7	LDQS6	T (LVDS)*		
GNDIO	GNDIO7	-			GNDIO7	-				
G2	PL6B	7	LDQ6	C (LVDS)*	PL6B	7	LDQ6	C (LVDS)*		
H1	PL7A	7	LDQ6	Т	PL7A	7	LDQ6	Т		
H2	PL7B	7	LDQ6	С	PL7B	7	LDQ6	С		
VCCIO	VCCI07	7			VCCI07	7				
H7	PL8A	7	LDQ6	T (LVDS)*	PL8A	7	LDQ6	T (LVDS)*		
H6	PL8B	7	LDQ6	C (LVDS)*	PL8B	7	LDQ6	C (LVDS)*		
G3	PL9A	7	VREF2_7/LDQ6	Т	PL9A	7	VREF2_7/LDQ6	Т		
H3	PL9B	7	VREF1_7/LDQ6	С	PL9B	7	VREF1_7/LDQ6	С		
GNDIO	GNDIO7	-			GNDIO7	-				
H5	PL11A	7	LUM0_SPLLT_IN_A	T (LVDS)*	PL11A	7	LUM0_SPLLT_IN_A/LDQ15	T (LVDS)*		
H4	PL11B	7	LUM0_SPLLC_IN_A	C (LVDS)*	PL11B	7	LUM0_SPLLC_IN_A/LDQ15	C (LVDS)*		
J1	PL12A	7	LUM0_SPLLT_FB_A	Т	PL12A	7	LUM0_SPLLT_FB_A/LDQ15	Т		
J2	PL12B	7	LUM0_SPLLC_FB_A	С	PL12B	7	LUM0_SPLLC_FB_A/LDQ15	С		
J3	PL13A	7		T (LVDS)*	PL13A	7	LDQ15	T (LVDS)*		
VCCIO	VCCIO7	7			VCCIO7	7				
J4	PL13B	7		C (LVDS)*	PL13B	7	LDQ15	C (LVDS)*		
J7	PL14A	7		Т	PL14A	7	LDQ15	Т		
J6	PL14B	7		С	PL14B	7	LDQ15	С		
GNDIO	GNDIO7	-			GNDIO7	-				
VCCIO	VCCIO7	7			VCCIO7	7				
K1	PL18A	7	LUM1_SPLLT_IN_A/LDQ22	T (LVDS)*	PL28A	7	LUM1_SPLLT_IN_A/LDQ32	T (LVDS)*		
K2	PL18B	7	LUM1_SPLLC_IN_A/LDQ22	C (LVDS)*	PL28B	7	LUM1_SPLLC_IN_A/LDQ32	C (LVDS)*		
J5	PL19A	7	LUM1_SPLLT_FB_A/LDQ22	Т	PL29A	7	LUM1_SPLLT_FB_A/LDQ32	Т		
K5	PL19B	7	LUM1_SPLLC_FB_A/LDQ22	С	PL29B	7	LUM1_SPLLC_FB_A/LDQ32	С		
VCCIO	VCCIO7	7			VCCIO7	7				
K7	PL20A	7	LDQ22	T (LVDS)*	PL30A	7	LDQ32	T (LVDS)*		
K6	PL20B	7	LDQ22	C (LVDS)*	PL30B	7	LDQ32	C (LVDS)*		
L6	PL21A	7	LDQ22	Т	PL31A	7	LDQ32	Т		
L7	PL21B	7	LDQ22	С	PL31B	7	LDQ32	С		
GNDIO	GNDIO7	-			GNDIO7	-				
L1	PL22A	7	LDQS22	T (LVDS)*	PL32A	7	LDQS32	T (LVDS)*		
L2	PL22B	7	LDQ22	C (LVDS)*	PL32B	7	LDQ32	C (LVDS)*		
M7	PL23A	7	LDQ22	Т	PL33A	7	LDQ32	Т		
VCCIO	VCCI07	7			VCCIO7	7				
L5	PL23B	7	LDQ22	С	PL33B	7	LDQ32	С		
L3	PL24A	7	LDQ22	T (LVDS)*	PL34A	7	LDQ32	T (LVDS)*		



LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA (Cont.)

Bail/Pad Bail/Pad Bail/Pad Dual Function Differential Paul/Pad Dual Function Differential 117 GND - GND - GND - 123 GND - GND - GND - 120 GND - GND - GND - 124 GND - GND - GND - - 125 GND - GND - GND - - - - 141 GND - GND - </th <th></th> <th></th> <th>L</th> <th>FE2M35E/SE</th> <th></th> <th></th> <th>LF</th> <th>E2M50E/SE</th> <th></th>			L	FE2M35E/SE			LF	E2M50E/SE	
116 0ND - 117 0ND - 127 0ND - 128 GND - 120 GND - 121 GND - 122 GND - 123 GND - 124 GND - 127 GND - 128 GND - 13 GND - M14 GND - M12 GND - M13 GND - M14 GND - M15 GND - M16 GND - M17 GND - M18 GND - M17 GND - M18 GND - M19 GND - P10 GND - P11 GND - P12 GND - P13 GND - P14 <td< th=""><th>Ball Number</th><th>Ball/Pad Function</th><th>Bank</th><th>Dual Function</th><th>Differential</th><th>Ball/Pad Function</th><th>Bank</th><th>Dual Function</th><th>Differential</th></td<>	Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
L17 GND . GND . L2 GND . GND . L26 GND . GND . L27 GND . GND . L17 GND . GND . M13 GND . GND . M14 GND . GND . M15 GND . GND . M15 GND . GND . P11 GND . GND . P12 GND . GND . P13 GND <t< td=""><td>L16</td><td>GND</td><td>-</td><td></td><td></td><td>GND</td><td>-</td><td></td><td></td></t<>	L16	GND	-			GND	-		
L2 GND · L20 OND · GND · L26 GND · GND · L27 GND · GND · M13 GND · GND · M14 GND · GND · N10 GND · GND · N12 GND · GND · N12 GND · GND · N11 GND · GND · · N13 GND · GND · · N14 GND · GND · · N15 GND · GND · · P12 GND · GND · · P13 GND · GND · · P14 GND · GND · · P17	L17	GND	-			GND	-		
125 GND - GND - 127 GND - GND - 13 GND - GND - M13 GND - GND - M14 GND - GND - M10 GND - GND - M14 GND - GND - M13 GND - GND - M14 GND - GND - M13 GND - GND - M14 GND - GND - M14 GND - GND - M13 GND - GND - M15 GND - GND - M15 GND - GND - P14 GND - GND - P14 GND - GND - R14 GND - GND - R14 GND <t< td=""><td>L2</td><td>GND</td><td>-</td><td></td><td></td><td>GND</td><td>-</td><td></td><td></td></t<>	L2	GND	-			GND	-		
L25 GND . GND . L7 GND . GND . GND . M13 GND . GND . GND . M14 GND . GND . GND . N12 GND . GND . GND . N13 GND . GND . GND . N13 GND . GND . GND . N14 GND . GND . GND . . N14 GND . GND . GND . . . N17 GND . GND . GND P10 GND . GND <	L20	GND	-			GND	-		
L7 GND · GND · M13 GND · GND · M14 GND · GND · N10 GND · GND · N112 GND · GND · N12 GND · GND · N13 GND · GND · N14 GND · GND · N13 GND · GND · N14 GND · GND · N14 GND · GND · N15 GND · GND · N15 GND · GND · P10 GND · GND · P11 GND · GND · P13 GND · GND · P14 OND · GND · P15 GND · GND · P16 GND · GND · P17 GND · GND · P16 GND · GND · P17	L25	GND	-			GND	-		
M14 OND · OND · N14 OND · OND · OND · N15 GND · GND · OND · N12 GND · GND · OND · N13 GND · GND · OND · N14 OND · GND · OND · N14 OND · GND · OND · N17 GND · GND · OND · OND P10 GND · GND · GND · OND	L7	GND	-			GND	-		
M14 GND · GND · N10 GND · GND · · N12 GND · GND · · N13 GND · GND · · · N13 GND · GND · · · N14 GND · GND · · · N15 GND · · · · · · P10 GND · · · · · · · P11 GND · <td< td=""><td>M13</td><td>GND</td><td>-</td><td></td><td></td><td>GND</td><td>-</td><td></td><td></td></td<>	M13	GND	-			GND	-		
N10 GND - GND - N12 GND - GND - GND - N13 GND - GND - GND - N14 GND - GND - GND - - N17 GND - GND - - - - P10 GND - GND - - - - P11 GND - GND - <td< td=""><td>M14</td><td>GND</td><td>-</td><td></td><td></td><td>GND</td><td>-</td><td></td><td></td></td<>	M14	GND	-			GND	-		
M12 GND - GND - N13 GND - GND - N14 GND - GND - N15 GND - GND - N17 GND - GND - P10 GND - GND - P11 GND - GND - P12 GND - GND - P13 GND - GND - P14 GND - GND - P13 GND - GND - P14 GND - GND - P17 GND - GND - P17 GND - GND - P11 GND - GND - P14 GND - GND - P16 GND - GND - P11 GND - GND - P12 GND <	N10	GND	-			GND	-		
N14 GND - GND - N14 GND - GND - N15 GND - GND - N17 GND - GND - - P10 GND - GND - - P11 GND - GND - - P12 GND - GND - - P13 GND - GND - - P14 GND - GND - - - P13 GND - GND - - - - P17 GND - GND -	N12	GND	-			GND	-		
N14 GND - GND - N15 GND - GND - P10 GND - GND - P10 GND - GND - P12 GND - GND - - P12 GND - GND - - P12 GND - GND - - P13 GND - GND - - P14 GND - GND - - - P13 GND - GND - - - - P14 GND - GND -	N13	GND	-			GND	-		
N15 GND . GND . GND . N17 GND . GND . Image: Constraint of the second of the s	N14	GND	-			GND	-		
N17 GND . GND . Image: Constraint of the second se	N15	GND	-			GND	-		
P10 GND · GND · P12 GND · GND · . P13 GND · GND · . P14 GND · GND · . . P14 GND · GND · . . P17 GND · GND . . . P17 GND · GND R14 GND · .<	N17	GND	-			GND	-		
P12 GND - GND - P13 GND - GND - P14 GND - GND - P15 GND - GND - P17 GND - GND - - P17 GND - GND - - P17 GND - GND - - R13 GND - GND - - R14 GND - GND - - T10 GND - GND - - T11 GND - GND - - T11 GND - GND - - T11 GND - GND - - - T20 GND - GND - - - - T25 GND - GND - - - - - - - U11 GND - <td>P10</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	P10	GND	-			GND	-		
P13 GND - GND - P14 GND - GND - P15 GND - GND - P17 GND - GND - R13 GND - GND - - R14 GND - GND - - T10 GND - GND - - T11 GND - GND - - T17 GND - GND - - T20 GND - GND - - - T21 GND - GND - - - - T23 GND - GND - - - - - - - T33 GND - <td>P12</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	P12	GND	-			GND	-		
P14 GND . GND . P15 GND . GND . P17 GND . GND . R13 GND . GND . . R14 GND . GND . . . R14 GND . GND . . . T10 GND . GND . . . T11 GND . GND . . . T11 GND . GND T11 GND . GND T11 GND . GND .	P13	GND	-			GND	-		
P15 GND - GND - - P17 GND - GND - - R13 GND - GND - - R14 GND - GND - - T10 GND - GND - - T11 GND - GND - - T11 GND - GND - - T16 GND - GND - - T17 GND - GND - - T2 GND - GND - - T20 GND - GND - - T7 GND - GND - - - T7 GND - GND - - - - - U11 GND - GND - - - - - - - - - - - - - - <td>P14</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	P14	GND	-			GND	-		
P17 GND . GND . R13 GND . GND . R14 GND . GND . R14 GND . GND . R14 GND . GND . . R14 GND . GND . . R14 GND . GND . . T10 GND . GND . . T11 GND . GND . . T11 GND . GND . . . T16 GND . GND . . . T2 GND . GND T20 GND . GND .	P15	GND	-			GND	-		
R13 GND - GND - - R14 GND - GND - - T10 GND - GND - - T11 GND - GND - - T11 GND - GND - - T16 GND - GND - - T17 GND - GND - - T2 GND - GND - - T25 GND - GND - - T7 GND - GND - - U11 GND - GND - - U13 GND - GND - - - U14 GND - GND - - - - V22 GND - GND - - - - - V5 GND - GND - - - -	P17	GND	-			GND	-		
R14 GND . GND . GND . T10 GND . GND . . . T11 GND . GND . . . T11 GND . GND . . . T16 GND . GND . . . T17 GND . GND T2 GND . GND T20 GND . GND T17 GND . GND .	R13	GND	-			GND	-		
T10 GND - GND - T11 GND - GND - T16 GND - GND - T17 GND - GND - T2 GND - GND - T2 GND - GND - T20 GND - GND - T7 GND - GND - T7 GND - GND - T7 GND - GND - U11 GND - GND - U13 GND - GND - U14 GND - GND - U16 GND - GND - V22 GND - GND - V11 GND - GND - V11 GND - GND - V11 GND - GND - AB3 NC - </td <td>R14</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	R14	GND	-			GND	-		
T11 GND - GND - T16 GND - GND - T17 GND - GND - T2 GND - GND - T25 GND - GND - T7 GND - GND - U11 GND - GND - U13 GND - GND - U14 GND - GND - U18 GND - GND - V22 GND - GND - V11 GND - GND - V22 GND - GND - V14 GND - GND - V15 GND - NC - AB3 NC - <td>T10</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	T10	GND	-			GND	-		
T16 GND - GND - T17 GND - GND - T2 GND - GND - T20 GND - GND - T25 GND - GND - T7 GND - GND - U11 GND - GND - U11 GND - GND - U11 GND - GND - U13 GND - GND - U14 GND - GND - V22 GND - GND - Y11 GND - GND - Y16 GND <td< td=""><td>T11</td><td>GND</td><td>-</td><td></td><td></td><td>GND</td><td>-</td><td></td><td></td></td<>	T11	GND	-			GND	-		
T17 GND - GND - T2 GND - GND - T20 GND - GND - T25 GND - GND - T7 GND - GND - U11 GND - GND - U13 GND - GND - U14 GND - GND - U16 GND - GND - V22 GND - GND - V11 GND - GND - Y11 GND - GND - Y11 GND - NC - AB4 NC - NC - AC1 NC - NC - B4 NC -	T16	GND	-			GND	-		
T2 GND - GND - T20 GND - GND - T25 GND - GND - T7 GND - GND - U11 GND - GND - U11 GND - GND - U13 GND - GND - U14 GND - GND - U16 GND - GND - V16 GND - GND - V22 GND - GND - V5 GND - GND - V11 GND - GND - Y11 GND - GND - Y16 GND - - - AB3 NC - NC - AC1 NC - NC - AC2 NC - NC - B4 NC -	T17	GND	-			GND	-		
T20 GND - GND - </td <td>T2</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	T2	GND	-			GND	-		
T25 GND . GND . T7 GND . GND . U11 GND . GND . U13 GND . GND . U13 GND . GND . U14 GND . GND . U16 GND . GND . V22 GND . GND . V5 GND . GND . V11 GND . GND . V22 GND . GND . V5 GND . GND . Y11 GND . GND . Y16 GND . GND . AB3 NC . NC . AB4 NC . NC . AC1 NC . NC . B4 NC . NC . B4 NC .	T20	GND	-			GND	-		
T7 GND - GND - U11 GND - GND - U13 GND - GND - U14 GND - GND - U14 GND - GND - U14 GND - GND - U16 GND - GND - V22 GND - GND - V22 GND - GND - V11 GND - GND - Y11 GND - GND - Y16 GND - GND - AB3 NC - NC - AB4 NC - NC - AC1 NC - NC - AC2 NC - NC - B4 NC - NC - B4 NC - NC - B5 NC - <	T25	GND	-			GND	-		
U11 GND - GND - GND - U13 GND - GND - GND -	T7	GND	-			GND	-		
U13 GND - GND - GND - U14 GND - GND - GND -	U11	GND	-			GND	-		
U14 GND - GND - GND - U16 GND - GND - GND - V22 GND - GND - GND - V5 GND - GND - GND - Y11 GND - GND - GND - Y11 GND - GND - GND - <td>U13</td> <td>GND</td> <td>-</td> <td></td> <td></td> <td>GND</td> <td>-</td> <td></td> <td></td>	U13	GND	-			GND	-		
U16 GND - GND - GND - V22 GND - GND - GND -	U14	GND	-			GND	-		
V22 GND - GND - GND - V5 GND - GND - GND - - Y11 GND - GND - GND - - - Y16 GND - GND - GND - - - AB3 NC - NC - NC - - - AB4 NC - NC - NC - - - AC1 NC - NC - NC - - - AC2 NC - NC - NC - - - B4 NC - NC - NC -	U16	GND	-			GND	-		
V5 GND - GND - GND - Y11 GND - GND - GND - Y16 GND - GND - GND - AB3 NC - NC - - - AB4 NC - NC - - - AC1 NC - NC - - - AC2 NC - NC - - - B4 NC - NC - - - - B5 NC - NC - - - - - D20 NC - NC - NC - - - D21 NC - NC - NC - - - D22 NC - NC - - - - -	V22	GND	-			GND	-		
Y11 GND - GND - GND - Y16 GND - GND - GND - AB3 NC - NC - AB4 NC - NC - AC1 NC - NC - AC2 NC - NC - <t< td=""><td>V5</td><td>GND</td><td>-</td><td></td><td></td><td>GND</td><td>-</td><td></td><td></td></t<>	V5	GND	-			GND	-		
Y16 GND - GND - GND - AB3 NC - NC - NC - AB4 NC - NC - NC - AC1 NC - NC - Image: Comparison of the system of the	Y11	GND	-			GND	-		
AB3 NC - NC - - AB4 NC - NC - - - AC1 NC - NC - - - AC1 NC - NC - - - AC2 NC - NC - - - B4 NC - NC - - - - B5 NC - NC - - - - - D20 NC - NC - - - - - D21 NC - NC - - - - - D22 NC - NC - - - -	Y16	GND	-			GND	-		
AB4 NC - NC - AC1 NC - NC - AC2 NC - NC - B4 NC - NC - B5 NC - NC - C26 NC - NC - D20 NC - NC - D21 NC - NC - D22 NC - NC -	AB3	NC	-			NC	-		
AC1 NC - NC - Image: Constraint of the stress of the stres of th	AB4	NC	-			NC	-		
AC2 NC - NC - Image: Constraint of the state of the s	AC1	NC	-			NC	-		
B4 NC - NC - B5 NC - NC - C26 NC - NC - D20 NC - NC - D21 NC - NC - D22 NC - NC -	AC2	NC	-			NC			
B5 NC - NC - C26 NC - NC - D20 NC - NC - D21 NC - NC - D22 NC - NC -	B4	NC	-			NC			
C26 NC - NC - D20 NC - NC - D21 NC - NC - D22 NC - NC -	B5	NC	-			NC			
D20 NC - D21 NC - D22 NC -	C26	NC	-			NC			
D21 NC - D22 NC -	D20	NC	- 1			NC	-		
D22 NC - NC -	D21	NC	- 1			NC	-		
	D22	NC	- 1			NC	-		



LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

		LFE2M5	0E/SE		LFE2M70E/SE			
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
J16	PT51B	1		С	PT60B	1		С
G15	PT51A	1		Т	PT60A	1		Т
GNDIO	GNDIO1	-			GNDIO1	-		
C16	PT50B	1		С	PT59B	1		С
D16	PT50A	1		Т	PT59A	1		Т
J15	PT49B	1		С	PT58B	1		С
H15	PT49A	1		Т	PT58A	1		Т
VCCIO	VCCIO1	1			VCCIO1	1		
A15	PT48B	1	VREF2_1	С	PT57B	1	VREF2_1	С
B15	PT48A	1	VREF1_1	Т	PT57A	1	VREF1_1	Т
F15	PT47B	1	PCLKC1_0	С	PT56B	1	PCLKC1_0	С
E16	PT47A	1	PCLKT1_0	Т	PT56A	1	PCLKT1_0	Т
C15	PT46B	0	PCLKC0_0	С	PT55B	0	PCLKC0_0	С
GNDIO	GNDIO0	-			GNDIO0	-		
D15	PT46A	0	PCLKT0_0	Т	PT55A	0	PCLKT0_0	Т
C14	PT45B	0	VREF2_0	С	PT54B	0	VREF2_0	С
E15	PT45A	0	VREF1_0	Т	PT54A	0	VREF1_0	Т
G14	PT44B	0		С	PT53B	0		С
VCCIO	VCCIO0	0			VCCIO0	0		
J14	PT44A	0		Т	PT53A	0		Т
F14	PT43B	0		С	PT52B	0		С
H14	PT43A	0		Т	PT52A	0		Т
A14	PT42B	0		С	PT51B	0		С
B14	PT42A	0		Т	PT51A	0		Т
D13	PT41B	0		С	PT50B	0		С
GNDIO	GNDIO0	-			GNDIO0	-		
F13	PT41A	0		Т	PT50A	0		Т
G13	PT40B	0		С	PT49B	0		С
VCCIO	VCCI00	0			VCCIO0	0		
J11	PT40A	0		Т	PT49A	0		Т
D4	PT38B	0		С	PT47B	0		С
D5	PT38A	0		Т	PT47A	0		Т
E5	PT37B	0		С	PT46B	0		С
F6	PT37A	0		Т	PT46A	0		Т
GNDIO	GNDIO0	-			GNDIO0	-		
VCCIO	VCCI00	0			VCCIO0	0		
F7	PT34B	0		С	PT43B	0		С
D8	PT34A	0		Т	PT43A	0		Т
GNDIO	GNDIO0	-			GNDIO0	-		
J13	PT32B	0		С	PT41B	0		С
G11	PT32A	0		Т	PT41A	0		Т
H13	PT31B	0		С	PT40B	0		С
H12	PT31A	0		Т	PT40A	0		Т
VCCIO	VCCIO0	0			VCCIO0	0		
E8	PT30B	0		С	PT39B	0		С
D9	PT30A	0		Т	PT39A	0		Т
D12	PT28B	0		С	PT37B	0		С
GNDIO	GNDIO0	-			GNDIO0	-		



LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)

LFE2M100E/SE										
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential						
AE27	GND	-								
AE4	GND	-								
AE9	GND	-								
AF14	GND	-								
AF17	GND	-								
AF25	GND	-								
AF6	GND	-								
AJ10	GND	-								
AJ21	GND	-								
AJ27	GND	-								
AJ4	GND	-								
AK1	GND	-								
AK13	GND	-								
AK18	GND	-								
AK24	GND	-								
AK30	GND	-								
AK7	GND	-								
B10	GND	-								
B21	GND	-								
B27	GND	-								
B4	GND	-								
D25	GND	-								
D6	GND	-								
E14	GND	-								
E17	GND	-								
F22	GND	-								
F27	GND	-								
F4	GND	-								
F9	GND	-								
G12	GND	-								
G19	GND	-								
J24	GND	-								
J7	GND	-								
K14	GND	-								
K15	GND	-								
K16	GND	-								
K17	GND	-								
K27	GND	-		1						
K4	GND	-								
L14	GND	-								
L15	GND	-		1						
L16	GND	-		1						
L17	GND	-								
				•						



LatticeECP2/M Family Data Sheet Ordering Information

July 2012

Data Sheet DS1006





Ordering Information

Note:pLatticeECP2 devices are dual marked. For example, the commercial speed grade LFE2-50E-7F672C is also marked with industrial grade -6I (LFE2-50E-6F672I). The commercial grade is one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:

Lattice	
LFE2-50E 7F672C-6I	LFE2-50SE 7F672C-6I
Datecode	Datecode

^{© 2012} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LatticeECP2M S-Series Devices, Lead-Free Packaging

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE2M20SE-5FN484C	304	1.2V	-5	Lead-Free fpBGA	484	Com	20
LFE2M20SE-6FN484C	304	1.2V	-6	Lead-Free fpBGA	484	Com	20
LFE2M20SE-7FN484C	304	1.2V	-7	Lead-Free fpBGA	484	Com	20
LFE2M20SE-5FN256C	140	1.2V	-5	Lead-Free fpBGA	256	Com	20
LFE2M20SE-6FN256C	140	1.2V	-6	Lead-Free fpBGA	256	Com	20
LFE2M20SE-7FN256C	140	1.2V	-7	Lead-Free fpBGA	256	Com	20

Commercial

Part Number	l/Os	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE2M35SE-5FN672C	410	1.2V	-5	Lead-Free fpBGA	672	Com	35
LFE2M35SE-6FN672C	410	1.2V	-6	Lead-Free fpBGA	672	Com	35
LFE2M35SE-7FN672C	410	1.2V	-7	Lead-Free fpBGA	672	Com	35
LFE2M35SE-5FN484C	303	1.2V	-5	Lead-Free fpBGA	484	Com	35
LFE2M35SE-6FN484C	303	1.2V	-6	Lead-Free fpBGA	484	Com	35
LFE2M35SE-7FN484C	303	1.2V	-7	Lead-Free fpBGA	484	Com	35
LFE2M35SE-5FN256C	140	1.2V	-5	Lead-Free fpBGA	256	Com	35
LFE2M35SE-6FN256C	140	1.2V	-6	Lead-Free fpBGA	256	Com	35
LFE2M35SE-7FN256C	140	1.2V	-7	Lead-Free fpBGA	256	Com	35

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE2M50SE-5FN900C	410	1.2V	-5	Lead-Free fpBGA	900	Com	50
LFE2M50SE-6FN900C	410	1.2V	-6	Lead-Free fpBGA	900	Com	50
LFE2M50SE-7FN900C	410	1.2V	-7	Lead-Free fpBGA	900	Com	50
LFE2M50SE-5FN672C	372	1.2V	-5	Lead-Free fpBGA	672	Com	50
LFE2M50SE-6FN672C	372	1.2V	-6	Lead-Free fpBGA	672	Com	50
LFE2M50SE-7FN672C	372	1.2V	-7	Lead-Free fpBGA	672	Com	50
LFE2M50SE-5FN484C	270	1.2V	-5	Lead-Free fpBGA	484	Com	50
LFE2M50SE-6FN484C	270	1.2V	-6	Lead-Free fpBGA	484	Com	50
LFE2M50SE-7FN484C	270	1.2V	-7	Lead-Free fpBGA	484	Com	50

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE2M70SE-5FN1152C	436	1.2V	-5	Lead-Free fpBGA	1152	Com	70
LFE2M70SE-6FN1152C	436	1.2V	-6	Lead-Free fpBGA	1152	Com	70
LFE2M70SE-7FN1152C	436	1.2V	-7	Lead-Free fpBGA	1152	Com	70
LFE2M70SE-5FN900C	416	1.2V	-5	Lead-Free fpBGA	900	Com	70
LFE2M70SE-6FN900C	416	416	-6	Lead-Free fpBGA	900	Com	70
LFE2M70SE-7FN900C	416	416	-7	Lead-Free fpBGA	900	Com	70