



Welcome to [E-XFL.COM](#)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	6000
Number of Logic Elements/Cells	48000
Total RAM Bits	4246528
Number of I/O	372
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	672-BBGA
Supplier Device Package	672-FPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m50e-6fn672i

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becomes active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.


sysDSP™ Block

The LatticeECP2/M family provides a sysDSP block, making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

sysDSP Block Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LatticeECP2/M, on the other hand, has many DSP blocks that support different data-widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the DSP performance vs. area by choosing an appropriate level of parallelism. Figure 2-22 compares the fully serial and the mixed parallel and serial implementations.

Figure 2-22. Comparison of General DSP and LatticeECP2/M Approaches



sysDSP Block Capabilities

The sysDSP block in the LatticeECP2/M family supports four functional elements in three 9, 18 and 36 data path widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned) of its operands. The operands in the LatticeECP2/M family sysDSP Blocks can be either signed or unsigned but not mixed within a function element. Similarly, the operand widths cannot be mixed within a block. In the LatticeECP2/M family the DSP elements can be concatenated.

The resources in each sysDSP block can be configured to support the following elements:

MLVDS

The LatticeECP2/M devices support the differential MLVDS standard. This standard is emulated using complementary LVCMS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.

Figure 3-5. MLVDS (Multipoint Low Voltage Differential Signaling)





Table 3-6. MLVDS DC Conditions¹

Parameter	Description	Typical		Units
		Zo=50Ω	Zo=70Ω	
V _{CCIO}	Output Driver Supply (+/-5%)	2.50	2.50	V
Z _{OUT}	Driver Impedance	10.00	10.00	Ω
R _S	Driver Series Resistor (+/-1%)	35.00	35.00	Ω
R _{TL}	Driver Parallel Resistor (+/-1%)	50.00	70.00	Ω
R _{TR}	Receiver Termination (+/-1%)	50.00	70.00	Ω
V _{OH}	Output High Voltage	1.52	1.60	V
V _{OL}	Output Low Voltage	0.98	0.90	V
V _{OD}	Output Differential Voltage	0.54	0.70	V
V _{CM}	Output Common Mode Voltage	1.25	1.25	V
I _{DC}	DC Output Current	21.74	20.00	mA

1. For input buffer, see LVDS table.

For further information about LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see the list of additional technical information at the end of this data sheet.

Figure 3-12. Transmitter and Receiver Block Diagram



SERDES High Speed Data Receiver (LatticeECP2M Family Only)

Table 3-11. Serial Input Data Specifications

Symbol	Description	Min.	Typ.	Max.	Units
RX-CIDs	Stream of nontransitions ¹ (CID = Consecutive Identical Digits) @ 10 ⁻¹² BER		7 @ 3.125 Gbps 20 @ 1.25 Gbps		Bits
V _{RX-DIFF-S}	Differential input sensitivity	100	—	—	mV, p-p
V _{RX-IN}	Input levels	0	—	V _{CCRX} + 0.8	V
V _{RX-CM-DC}	Input common mode range (DC coupled)	0.5	—	1.2	V
V _{RX-CM-AC}	Input common mode range (AC coupled) ³	0	—	1.5	V
T _{RX-RELOCK}	CDR re-lock time ²	—	—	3000	Bits
Z _{RX-TERM}	Input termination 50/75 Ohm/High Z	—	50		Ohms
RL _{RX-RL}	Return loss (without package)	—	9	—	dB

1. This is the number of bits allowed without a transition on the incoming data stream when using DC coupling.
2. This is the typical number of bit times to re-lock to a new phase of frequency within +/- 300 ppm, assuming 8b10b encoded data and the CDR is in lock state. When CDR is in un-lock state, or reset is applied, the total re-lock settling time will be approximately 4ms including analog settle time, calibration time, and acquisition time.
3. AC coupling is used to interface to LVPECL and LVDS.

Input Data Jitter Tolerance

A receiver's ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface standards have recognized the dependency on jitter type and have recently modified specifications to indicate tolerance levels for different jitter types as they relate to specific protocols (e.g. FC, etc.). Sinusoidal jitter is considered to be a worst case jitter type.

Table 3-12. Receiver Total Jitter Tolerance Specification¹

Description	Frequency	Condition	Min.	Typ.	Max.	Units
Deterministic	3.125 Gbps	600 mV differential eye	—	—	0.54	UI, p-p
Random		600 mV differential eye	—	—	0.26	UI, p-p
Total		600 mV differential eye	—	—	0.80	UI, p-p
Deterministic	2.5 Gbps	600 mV differential eye	—	—	0.61	UI, p-p
Random		600 mV differential eye	—	—	0.22	UI, p-p
Total		600 mV differential eye	—	—	0.81	UI, p-p
Deterministic	1.25 Gbps	600 mV differential eye	—	—	0.53	UI, p-p
Random		600 mV differential eye	—	—	0.22	UI, p-p
Total		600 mV differential eye	—	—	0.80	UI, p-p
Deterministic	250 Mbps ²	600 mV differential eye	—	—	0.42	UI, p-p
Random		600 mV differential eye	—	—	0.10	UI, p-p
Total		600 mV differential eye	—	—	0.60	UI, p-p

1. Values are measured with PRBS 2⁷-1, all channels operating, FPGA Logic active, I/Os around SERDES pins quiet, voltages are nominal, room temperature.

2. Jitter specification is limited by measurement equipment capability.

SERDES External Reference Clock (LatticeECP2M Family Only)


The external reference clock selection and its interface are a critical part of system applications for this product. Table 3-14 specifies reference clock requirements, over the full range of operating conditions.

Table 3-14. External Reference Clock Specification (refclkp/refclkn)

Symbol	Description	Min.	Typ.	Max.	Units
F_{REF}	Frequency range	25	—	320	MHz
$F_{REF-PPM}$	Frequency tolerance	-300	—	300	ppm
$V_{REF-IN-SE}$	Input swing, single-ended clock ¹	100	—	1200	mV, p-p
V_{REF-IN}	Input levels	0	—	$V_{CCP} + 0.8$	V
$V_{REF-CM-DC}$	Input common mode range (DC coupled)	0.5	—	1.2	V
$V_{REF-CM-AC}$	Input common mode range (AC coupled) ²	0	—	1.5	V
D_{REF}	Duty cycle ³	40	—	60	%
T_{REF-R}	Rise time (20% to 80%)		500	1000	ps
T_{REF-F}	Fall time (80% to 20%)		500	1000	ps
$Z_{REF-IN-TERM}$	Input termination		50/2K		Ohms
$C_{REF-IN-CAP}$	Input capacitance ⁴	—	—	1.5	pF

1. The signal swing for a single-ended input clock must be as large as the p-p differential swing of a differential input clock to get the same gain at the input receiver. Lower swings for the clock may be possible, but will tend to increase jitter.
2. When AC coupled, the input common mode range is determined by:
 $(\text{Min input level}) + (\text{Peak-to-peak input swing})/2 \leq (\text{Input common mode voltage}) \leq (\text{Max input level}) - (\text{Peak-to-peak input swing})/2$
3. Measured at 50% amplitude.
4. Input capacitance of 1.5pF is total capacitance, including both device and package.

Figure 3-13. Jitter Transfer



Note: This graph is for a nominal device.

SERDES Power-Down/Power-Up Specification


Table 3-15. Power-Down and Power-Up Specification

Symbol	Description	Max.	Units
t_{PWRDN}	Power-down time after all power down register bits set to '0'	10	μs
t_{PWRUP}	Power-up time after all power down register bits set to '1'	100	μs

Switching Test Conditions

Figure 3-22 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-19.

Figure 3-22. Output Test Load, LVTTL and LVCMOS Standards



*CL Includes Test Fixture and Probe Capacitance

Table 3-19. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	C _L	Timing Ref.	V _T
LVTTL and other LVCMOS settings (L → H, H → L)	∞	∞	0pF	LVCMOS 3.3 = V _{CCIO} /2	—
				LVCMOS 2.5 = V _{CCIO} /2	—
				LVCMOS 1.8 = V _{CCIO} /2	—
				LVCMOS 1.5 = V _{CCIO} /2	—
				LVCMOS 1.2 = V _{CCIO} /2	—
LVCMOS 2.5 I/O (Z → H)	∞	1MΩ		V _{CCIO} /2	—
LVCMOS 2.5 I/O (Z → L)	1MΩ	∞		V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H → Z)	∞	100		V _{OH} - 0.10	—
LVCMOS 2.5 I/O (L → Z)	100	∞		V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.

LFE2-35E/SE and LFE2-50E/SE Logic Signal Connections: 484 fpBGA (Cont.)

LFE2-35E/SE					LFE2-50E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
U3	PL55A	6	LDQ56	T	PL74A	6	LDQ75	T	
U4	PL55B	6	LDQ56	C	PL74B	6	LDQ75	C	
GNDIO	GNDIO6	-			GNDIO6	-			
Y1	PL56A	6	LDQS56	T (LVDS)*	PL75A	6	LDQS75	T (LVDS)*	
W1	PL56B	6	LDQ56	C (LVDS)*	PL75B	6	LDQ75	C (LVDS)*	
R7	PL57A	6	LDQ56	T	PL76A	6	LDQ75	T	
VCCIO	VCCIO6	6			VCCIO	6			
T7	PL57B	6	LDQ56	C	PL76B	6	LDQ75	C	
V4	PL58A	6	LDQ56	T (LVDS)*	PL77A	6	LDQ75	T (LVDS)*	
V3	PL58B	6	LDQ56	C (LVDS)*	PL77B	6	LDQ75	C (LVDS)*	
AA2	PL59A	6	LDQ56	T	PL78A	6	LDQ75	T	
GNDIO	GNDIO6	-			GNDIO6	-			
AA1	PL59B	6	LDQ56	C	PL78B	6	LDQ75	C	
U7	TCK	-			TCK	-			
U5	TDI	-			TDI	-			
V5	TMS	-			TMS	-			
V6	TDO	-			TDO	-			
T8	VCCJ	-			VCCJ	-			
Y3	PB2A	5	VREF2_5/BDQ6	T	PB2A	5	VREF2_5/BDQ6	T	
Y2	PB2B	5	VREF1_5/BDQ6	C	PB2B	5	VREF1_5/BDQ6	C	
W4	PB3A	5	BDQ6	T	PB3A	5	BDQ6	T	
W3	PB3B	5	BDQ6	C	PB3B	5	BDQ6	C	
W5	PB4A	5	BDQ6	T	PB4A	5	BDQ6	T	
W6	PB4B	5	BDQ6	C	PB4B	5	BDQ6	C	
VCCIO	VCCIO5	5			VCCIO	5			
AB3	PB5A	5	BDQ6	T	PB5A	5	BDQ6	T	
AB2	PB5B	5	BDQ6	C	PB5B	5	BDQ6	C	
GNDIO	GNDIO5	-			GNDIO5	-			
Y4	PB6A	5	BDQS6	T	PB6A	5	BDQS6	T	
AA3	PB6B	5	BDQ6	C	PB6B	5	BDQ6	C	
AB5	PB7A	5	BDQ6	T	PB7A	5	BDQ6	T	
AB4	PB7B	5	BDQ6	C	PB7B	5	BDQ6	C	
AA5	PB8A	5	BDQ6	T	PB8A	5	BDQ6	T	
Y5	PB8B	5	BDQ6	C	PB8B	5	BDQ6	C	
VCCIO	VCCIO5	5			VCCIO	5			
AB6	PB9A	5	BDQ6	T	PB9A	5	BDQ6	T	
AA6	PB9B	5	BDQ6	C	PB9B	5	BDQ6	C	
GNDIO	GNDIO5	-			GNDIO5	-			
VCCIO	VCCIO5	5			VCCIO	5			
W7	PB20A	5	BDQ24	T	PB29A	5	BDQ33	T	
W8	PB20B	5	BDQ24	C	PB29B	5	BDQ33	C	
Y6	PB21A	5	BDQ24	T	PB30A	5	BDQ33	T	
Y7	PB21B	5	BDQ24	C	PB30B	5	BDQ33	C	
AA7	PB22A	5	BDQ24	T	PB31A	5	BDQ33	T	
VCCIO	VCCIO5	5			VCCIO	5			
AB7	PB22B	5	BDQ24	C	PB31B	5	BDQ33	C	

LFE2-35E/SE and LFE2-50E/SE Logic Signal Connections: 484 fpBGA (Cont.)

LFE2-35E/SE					LFE2-50E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
W20	CFG0	8			CFG0	8			
V20	PROGRAMN	8			PROGRAMN	8			
W22	CCLK	8			CCLK	8			
V22	INITN	8			INITN	8			
V21	DONE	8			DONE	8			
GNDIO	GNDIO8	-			GNDIO8	-			
R16	PR58B	8	WRITEN	C	PR77B	8	WRITEN	C	
R17	PR58A	8	CS1N	T	PR77A	8	CS1N	T	
U19	PR57B	8	CSN	C	PR76B	8	CSN	C	
U20	PR57A	8	D0/SPIFASTN	T	PR76A	8	D0/SPIFASTN	T	
VCCIO	VCCIO8	8			VCCIO	8			
U22	PR56B	8	D1	C	PR75B	8	D1	C	
U21	PR56A	8	D2	T	PR75A	8	D2	T	
T20	PR55B	8	D3	C	PR74B	8	D3	C	
GNDIO	GNDIO8	-			GNDIO8	-			
T19	PR55A	8	D4	T	PR74A	8	D4	T	
T17	PR54B	8	D5	C	PR73B	8	D5	C	
T18	PR54A	8	D6	T	PR73A	8	D6	T	
T21	PR53B	8	D7/SPID0	C	PR72B	8	D7/SPID0	C	
VCCIO	VCCIO8	8			VCCIO	8			
T22	PR53A	8	DI/CSSPI0N	T	PR72A	8	DI/CSSPI0N	T	
R18	PR52B	8	DOUT/CSON	C	PR71B	8	DOUT/CSON	C	
R19	PR52A	8	BUSY/SISPI	T	PR71A	8	BUSY/SISPI	T	
GNDIO	GNDIO3	-			GNDIO3	-			
VCCIO	VCCIO3	3			VCCIO	3			
R22	PR47B	3	RDQ48	C	PR66B	3	RDQ67	C	
R21	PR47A	3	RDQ48	T	PR66A	3	RDQ67	T	
P18	PR46B	3	RDQ48	C (LVDS)*	PR65B	3	RDQ67	C (LVDS)*	
P19	PR46A	3	RDQ48	T (LVDS)*	PR65A	3	RDQ67	T (LVDS)*	
VCCIO	VCCIO3	3			VCCIO	3			
R20	PR45B	3	RLM0_GPLLC_FB_A/RDQ48	C	PR64B	3	RLM0_GPLLC_FB_A/RDQ67	C	
P22	PR45A	3	RLM0_GPLLT_FB_A/RDQ48	T	PR64A	3	RLM0_GPLLT_FB_A/RDQ67	T	
P21	PR44B	3	RLM0_GPLLC_IN_A**/RDQ48	C (LVDS)*	PR63B	3	RLM0_GPLLC_IN_A**/RDQ67	C (LVDS)*	
N21	PR44A	3	RLM0_GPLLT_IN_A**/RDQ48	T (LVDS)*	PR63A	3	RLM0_GPLLT_IN_A**/RDQ67	T (LVDS)*	
N17	RLM0_PLLCAP	3			RLM0_PLLCAP	3			
N22	PR42B	3	RLM0_GDLLC_FB_A/RDQ39	C	PR61B	3	RLM0_GDLLC_FB_A/RDQ58	C	
N20	PR42A	3	RLM0_GDLLT_FB_A/RDQ39	T	PR61A	3	RLM0_GDLLT_FB_A/RDQ58	T	
GNDIO	GNDIO3	-			GNDIO3	-			
M22	PR41B	3	RLM0_GDLLC_IN_A**/RDQ39	C (LVDS)*	PR60B	3	RLM0_GDLLC_IN_A**/RDQ58	C (LVDS)*	
M21	PR41A	3	RLM0_GDLLT_IN_A**/RDQ39	T (LVDS)*	PR60A	3	RLM0_GDLLT_IN_A**/RDQ58	T (LVDS)*	
N19	PR40B	3	RDQ39	C	PR59B	3	RDQ58	C	
M19	PR40A	3	RDQ39	T	PR59A	3	RDQ58	T	
VCCIO	VCCIO3	3			VCCIO	3			
GNDIO	GNDIO3	-			GNDIO3	-			
L22	PR30B	3	RDQ31	C	PR49B	3	RDQ50	C	
K22	PR30A	3	RDQ31	T	PR49A	3	RDQ50	T	

LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA (Cont.)

LFE2-20E/20SE					LFE2-35E/35SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
GND	GNDIO5	-			GNDIO5	-			
W10	PB11A	5	BDQ15	T	PB11A	5	BDQ15	T	
Y10	PB11B	5	BDQ15	C	PB11B	5	BDQ15	C	
W11	PB12A	5	BDQ15	T	PB12A	5	BDQ15	T	
AA10	PB12B	5	BDQ15	C	PB12B	5	BDQ15	C	
AC8	PB13A	5	BDQ15	T	PB13A	5	BDQ15	T	
AD8	PB13B	5	BDQ15	C	PB13B	5	BDQ15	C	
VCCIO	VCCIO5	5			VCCIO5	5			
AB8	PB14A	5	BDQ15	T	PB14A	5	BDQ15	T	
AB10	PB14B	5	BDQ15	C	PB14B	5	BDQ15	C	
GND	GNDIO5	-			GNDIO5	-			
AE6	PB15A	5	BDQS15	T	PB15A	5	BDQS15	T	
AF6	PB15B	5	BDQ15	C	PB15B	5	BDQ15	C	
AA11	PB16A	5	BDQ15	T	PB16A	5	BDQ15	T	
AC9	PB16B	5	BDQ15	C	PB16B	5	BDQ15	C	
AB9	PB17A	5	BDQ15	T	PB17A	5	BDQ15	T	
AD9	PB17B	5	BDQ15	C	PB17B	5	BDQ15	C	
VCCIO	VCCIO5	5			VCCIO5	5			
Y11	PB18A	5	BDQ15	T	PB18A	5	BDQ15	T	
AB11	PB18B	5	BDQ15	C	PB18B	5	BDQ15	C	
AE7	PB19A	5	BDQ15	T	PB19A	5	BDQ15	T	
AF7	PB19B	5	BDQ15	C	PB19B	5	BDQ15	C	
GND	GNDIO5	-			GNDIO5	-			
AC10	PB20A	5	BDQ24	T	PB20A	5	BDQ24	T	
AD10	PB20B	5	BDQ24	C	PB20B	5	BDQ24	C	
AA12	PB21A	5	BDQ24	T	PB21A	5	BDQ24	T	
W12	PB21B	5	BDQ24	C	PB21B	5	BDQ24	C	
AB12	PB22A	5	BDQ24	T	PB22A	5	BDQ24	T	
VCCIO	VCCIO5	5			VCCIO5	5			
Y12	PB22B	5	BDQ24	C	PB22B	5	BDQ24	C	
AD12	PB23A	5	BDQ24	T	PB23A	5	BDQ24	T	
AC12	PB23B	5	BDQ24	C	PB23B	5	BDQ24	C	
AC13	PB24A	5	BDQS24	T	PB24A	5	BDQS24	T	
GND	GNDIO5	-			GNDIO5	-			
AA13	PB24B	5	BDQ24	C	PB24B	5	BDQ24	C	
AD13	PB25A	5	BDQ24	T	PB25A	5	BDQ24	T	
AC14	PB25B	5	BDQ24	C	PB25B	5	BDQ24	C	
AE8	PB26A	5	BDQ24	T	PB26A	5	BDQ24	T	
VCCIO	VCCIO5	5			VCCIO5	5			
AF8	PB26B	5	BDQ24	C	PB26B	5	BDQ24	C	
AB15	PB27A	5	BDQ24	T	PB27A	5	BDQ24	T	
Y13	PB27B	5	BDQ24	C	PB27B	5	BDQ24	C	
AE9	PB28A	5	BDQ24	T	PB28A	5	BDQ24	T	
GND	GNDIO5	-			GNDIO5	-			
AF9	PB28B	5	BDQ24	C	PB28B	5	BDQ24	C	
W13	PB29A	5	BDQ33	T	PB29A	5	BDQ33	T	

LFE2M20E/SE and LFE2M35E/SE Logic Signal Connections: 484 fpBGA (Cont.)

LFE2M20E/SE					LFE2M35E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
GNDIO	GNDIO0	-			GNDIO0	-			
F7	PT9B	0		C	PT9B	0			C
G7	PT9A	0		T	PT9A	0			T
C3	PT8B	0		C	PT8B	0			C
D4	PT8A	0		T	PT8A	0			T
VCCIO	VCCIO0	0			VCCIO0	0			
F6	PT7B	0		C	PT7B	0			C
E6	PT7A	0		T	PT7A	0			T
E5	PT6B	0		C	PT6B	0			C
D6	PT6A	0		T	PT6A	0			T
GNDIO	GNDIO0	-			GNDIO0	-			
D3	PT5B	0		C	PT5B	0			C
E3	PT5A	0		T	PT5A	0			T
D5	PT4B	0		C	PT4B	0			C
E4	PT4A	0		T	PT4A	0			T
VCCIO	VCCIO0	0			VCCIO0	0			
C2	PT3B	0		C	PT3B	0			C
B2	PT3A	0		T	PT3A	0			T
B1	PT2B	0		C	PT2B	0			C
C1	PT2A	0		T	PT2A	0			T
R8	VCCPLL	-			VCCPLL	-			
H15	VCCPLL	-			VCCPLL	-			
H8	VCCPLL	-			VCCPLL	-			
R15	VCCPLL	-			VCCPLL	-			
J10	VCC	-			VCC	-			
J11	VCC	-			VCC	-			
J12	VCC	-			VCC	-			
J13	VCC	-			VCC	-			
K14	VCC	-			VCC	-			
K9	VCC	-			VCC	-			
L14	VCC	-			VCC	-			
L9	VCC	-			VCC	-			
M14	VCC	-			VCC	-			
M9	VCC	-			VCC	-			
N14	VCC	-			VCC	-			
N9	VCC	-			VCC	-			
P10	VCC	-			VCC	-			
P11	VCC	-			VCC	-			
P12	VCC	-			VCC	-			
P13	VCC	-			VCC	-			
B5	VCCIO0	0			VCCIO0	0			
B9	VCCIO0	0			VCCIO0	0			
E7	VCCIO0	0			VCCIO0	0			
H9	VCCIO0	0			VCCIO0	0			
D13	VCCIO1	1			VCCIO1	1			
E16	VCCIO1	1			VCCIO1	1			
H14	VCCIO1	1			VCCIO1	1			
E21	VCCIO2	2			VCCIO2	2			

LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA

LFE2M35E/SE					LFE2M50E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
C2	PL2A	7	LDQ6	T (LVDS)*	PL2A	7	LDQ6	T*	
C1	PL2B	7	LDQ6	C (LVDS)*	PL2B	7	LDQ6	C*	
F6	PL3A	7	LDQ6	T	PL3A	7	LDQ6	T	
H9	PL3B	7	LDQ6	C	PL3B	7	LDQ6	C	
D3	PL4A	7	LDQ6	T (LVDS)*	PL4A	7	LDQ6	T*	
VCCIO	VCCIO7	7			VCCIO7	7			
D2	PL4B	7	LDQ6	C (LVDS)*	PL4B	7	LDQ6	C*	
F5	PL5A	7	LDQ6	T	PL5A	7	LDQ6	T	
H8	PL5B	7	LDQ6	C	PL5B	7	LDQ6	C	
E3	PL6A	7	LDQS6	T (LVDS)*	PL6A	7	LDQS6	T*	
GNDIO	GNDIO7	-			GNDIO7	-			
E2	PL6B	7	LDQ6	C (LVDS)*	PL6B	7	LDQ6	C*	
J9	PL7A	7	LDQ6	T	PL7A	7	LDQ6	T	
E4	PL7B	7	LDQ6	C	PL7B	7	LDQ6	C	
VCCIO	VCCIO7	7			VCCIO7	7			
E1	PL8A	7	LDQ6	T (LVDS)*	PL8A	7	LDQ6	T*	
D1	PL8B	7	LDQ6	C (LVDS)*	PL8B	7	LDQ6	C*	
J8	PL9A	7	VREF2_7/LDQ6	T	PL9A	7	VREF2_7/LDQ6	T	
F4	PL9B	7	VREF1_7/LDQ6	C	PL9B	7	VREF1_7/LDQ6	C	
GNDIO	GNDIO7	-			GNDIO7	-			
-	-	-			VCCIO7	7			
F3	PL11A	7	LUM0_SPLL_IN_A/LDQ15	T (LVDS)*	PL11A	7	LUM0_SPLL_IN_A	T*	
F1	PL11B	7	LUM0_SPLL_IN_A/LDQ15	C (LVDS)*	PL11B	7	LUM0_SPLL_IN_A	C*	
G6	PL12A	7	LUM0_SPLL_FB_A/LDQ15	T	PL12A	7	LUM0_SPLL_FB_A	T	
K9	PL12B	7	LUM0_SPLL_FB_A/LDQ15	C	PL12B	7	LUM0_SPLL_FB_A	C	
-	-	-			GNDIO7	-			
G5	PL13A	7	LDQ15	T (LVDS)*	PL13A	7		T*	
VCCIO	VCCIO7	7			-	-			
G4	PL13B	7	LDQ15	C (LVDS)*	PL13B	7		C*	
H5	PL14A	7	LDQ15	T	PL14A	7		T	
-	-	-			VCCIO7	7			
H6	PL14B	7	LDQ15	C	PL14B	7		C	
GNDIO	GNDIO7	-			GNDIO7	-			
J7	PL16A	7	LDQ15	T	PL19A	7		T	
H4	PL16B	7	LDQ15	C	PL19B	7		C	
H3	PL17A	7	LDQ15	T (LVDS)*	PL20A	7		T*	
VCCIO	VCCIO7	7			VCCIO7	7			
G3	PL17B	7	LDQ15	C (LVDS)*	PL20B	7		C*	
GNDIO	GNDIO7	-			GNDIO7	-			
G1	PL19A	7	LDQ23	T (LVDS)*	PL23A	7	LDQ27	T*	
H1	PL19B	7	LDQ23	C (LVDS)*	PL23B	7	LDQ27	C*	
J3	PL20A	7	LDQ23	T	PL24A	7	LDQ27	T	
J4	PL20B	7	LDQ23	C	PL24B	7	LDQ27	C	
VCCIO	VCCIO7	7			VCCIO7	7			
H2	PL21A	7	LDQ23	T (LVDS)*	PL25A	7	LDQ27	T*	
J2	PL21B	7	LDQ23	C (LVDS)*	PL25B	7	LDQ27	C*	
K7	PL22A	7	LDQ23	T	PL26A	7	LDQ27	T	
J6	PL22B	7	LDQ23	C	PL26B	7	LDQ27	C	

LFE2M35E/SE and LFE2M50E/SE Logic Signal Connections: 672 fpBGA (Cont.)

LFE2M35E/SE					LFE2M50E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
GNDIO	GNDIO7	-			GNDIO7	-			
K5	PL23A	7	LDQS23	T (LVDS)*	PL27A	7	LDQS27	T*	
L5	PL23B	7	LDQ23	C (LVDS)*	PL27B	7	LDQ27	C*	
K4	PL24A	7	LDQ23	T	PL28A	7	LDQ27	T	
VCCIO	VCCIO7	7			VCCIO7	7			
L4	PL24B	7	LDQ23	C	PL28B	7	LDQ27	C	
K3	PL25A	7	LDQ23	T (LVDS)*	PL29A	7	LDQ27	T*	
L3	PL25B	7	LDQ23	C (LVDS)*	PL29B	7	LDQ27	C*	
J1	PL26A	7	LDQ23	T	PL30A	7	LDQ27	T	
GNDIO	GNDIO7	-			GNDIO7	-			
K2	PL26B	7	LDQ23	C	PL30B	7	LDQ27	C	
K1	PL28A	7	LUM1_SPLLTT_IN_A/LDQ32	T (LVDS)*	PL32A	7	LUM3_SPLLTT_IN_A/LDQ36	T*	
L1	PL28B	7	LUM1_SPLLC_IN_A/LDQ32	C (LVDS)*	PL32B	7	LUM3_SPLLC_IN_A/LDQ36	C*	
K8	PL29A	7	LUM1_SPLLTT_FB_A/LDQ32	T	PL33A	7	LUM3_SPLLTT_FB_A/LDQ36	T	
M5	PL29B	7	LUM1_SPLLC_FB_A/LDQ32	C	PL33B	7	LUM3_SPLLC_FB_A/LDQ36	C	
VCCIO	VCCIO7	7			VCCIO7	7			
M4	PL30A	7	LDQ32	T (LVDS)*	PL34A	7	LDQ36	T*	
M3	PL30B	7	LDQ32	C (LVDS)*	PL34B	7	LDQ36	C*	
L8	PL31A	7	LDQ32	T	PL35A	7	LDQ36	T	
M6	PL31B	7	LDQ32	C	PL35B	7	LDQ36	C	
GNDIO	GNDIO7	-			GNDIO7	-			
M1	PL32A	7	LDQS32	T (LVDS)*	PL36A	7	LDQS36	T*	
N1	PL32B	7	LDQ32	C (LVDS)*	PL36B	7	LDQ36	C*	
N3	PL33A	7	LDQ32	T	PL37A	7	LDQ36	T	
VCCIO	VCCIO7	7			VCCIO7	7			
N2	PL33B	7	LDQ32	C	PL37B	7	LDQ36	C	
N5	PL34A	7	LDQ32	T (LVDS)*	PL38A	7	LDQ36	T*	
N4	PL34B	7	LDQ32	C (LVDS)*	PL38B	7	LDQ36	C*	
M7	PL35A	7	PCLKT7_0/LDQ32	T	PL39A	7	PCLKT7_0/LDQ36	T	
GNDIO	GNDIO7	-			GNDIO7	-			
M8	PL35B	7	PCLKC7_0/LDQ32	C	PL39B	7	PCLKC7_0/LDQ36	C	
P3	PL37A	6	PCLKT6_0	T (LVDS)*	PL41A	6	PCLKT6_0	T*	
P2	PL37B	6	PCLKC6_0	C (LVDS)*	PL41B	6	PCLKC6_0	C*	
P5	PL38A	6	VREF2_6	T	PL42A	6	VREF2_6	T	
N6	PL38B	6	VREF1_6	C	PL42B	6	VREF1_6	C	
P4	PL39A	6		T (LVDS)*	PL43A	6		T*	
VCCIO	VCCIO6	6			VCCIO6	6			
R3	PL39B	6		C (LVDS)*	PL43B	6		C*	
P6	PL40A	6		T	PL44A	6		T	
N7	NC	-			PL44B	6		C	
P1	PL41A	6	LLM2_SPLLTT_IN_A	T (LVDS)*	PL45A	6	LLM3_SPLLTT_IN_A	T*	
GNDIO	GNDIO6	-			GNDIO6	-			
R1	PL41B	6	LLM2_SPLLC_IN_A	C (LVDS)*	PL45B	6	LLM3_SPLLC_IN_A	C*	
N8	PL42A	6	LLM2_SPLLTT_FB_A	T	PL46A	6	LLM3_SPLLTT_FB_A	T	
R5	PL42B	6	LLM2_SPLLC_FB_A	C	PL46B	6	LLM3_SPLLC_FB_A	C	
VCCIO	VCCIO6	6			VCCIO6	6			
T3	PL44A	6	LDQ48	T (LVDS)*	PL48A	6	LDQ52	T*	
T4	PL44B	6	LDQ48	C (LVDS)*	PL48B	6	LDQ52	C*	

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

LFE2M50E/SE					LFE2M70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
T2	PL45B	6	LLM3_SPLL_C_IN_A	C (LVDS)*	PL57B	6	LLM3_SPLL_C_IN_A/LDQ55	C (LVDS)*	
U9	PL46A	6	LLM3_SPLL_T_FB_A	T	PL58A	6	LLM3_SPLL_T_FB_A/LDQ55	T	
U8	PL46B	6	LLM3_SPLL_C_FB_A	C	PL58B	6	LLM3_SPLL_C_FB_A/LDQ55	C	
VCCIO	VCCIO6	6			GNDIO6	-			
U5	PL48A	6	LDQ52	T (LVDS)*	PL60A	6	LDQ64	T (LVDS)*	
U4	PL48B	6	LDQ52	C (LVDS)*	PL60B	6	LDQ64	C (LVDS)*	
V9	PL49A	6	LDQ52	T	PL61A	6	LDQ64	T	
V7	PL49B	6	LDQ52	C	PL61B	6	LDQ64	C	
VCCIO	VCCIO6	6			VCCIO6	6			
U3	PL50A	6	LDQ52	T (LVDS)*	PL62A	6	LDQ64	T (LVDS)*	
U2	PL50B	6	LDQ52	C (LVDS)*	PL62B	6	LDQ64	C (LVDS)*	
V8	PL51A	6	LDQ52	T	PL63A	6	LDQ64	T	
U6	PL51B	6	LDQ52	C	PL63B	6	LDQ64	C	
GNDIO	GNDIO6	-			GNDIO6	-			
U1	PL52A	6	LDQS52	T (LVDS)*	PL64A	6	LDQS64	T (LVDS)*	
V2	PL52B	6	LDQ52	C (LVDS)*	PL64B	6	LDQ64	C (LVDS)*	
V5	PL53A	6	LDQ52	T	PL65A	6	LDQ64	T	
VCCIO	VCCIO6	6			VCCIO6	6			
V6	PL53B	6	LDQ52	C	PL65B	6	LDQ64	C	
V1	PL54A	6	LDQ52	T (LVDS)*	PL66A	6	LDQ64	T (LVDS)*	
W1	PL54B	6	LDQ52	C (LVDS)*	PL66B	6	LDQ64	C (LVDS)*	
W5	PL55A	6	LDQ52	T	PL67A	6	LDQ64	T	
GNDIO	GNDIO6	-			GNDIO6	-			
W6	PL55B	6	LDQ52	C	PL67B	6	LDQ64	C	
W3	PL57A	6		T (LVDS)*	PL69A	6	LDQ73	T (LVDS)*	
W4	PL57B	6		C (LVDS)*	PL69B	6	LDQ73	C (LVDS)*	
W2	PL58A	6		T	PL70A	6	LDQ73	T	
Y4	PL58B	6		C	PL70B	6	LDQ73	C	
Y1	PL59A	6		T (LVDS)*	PL71A	6	LDQ73	T (LVDS)*	
VCCIO	VCCIO6	6			VCCIO6	6			
Y2	PL59B	6		C (LVDS)*	PL71B	6	LDQ73	C (LVDS)*	
Y5	PL60A	6		T	PL72A	6	LDQ73	T	
Y6	PL60B	6		C	PL72B	6	LDQ73	C	
AA1	NC	-			PL73A	6	LDQS73	T (LVDS)*	
GNDIO	GNDIO6	-			GNDIO6	-			
AA2	NC	-			PL73B	6	LDQ73	C (LVDS)*	
Y3	NC	-			PL74A	6	LDQ73	T	
AB1	NC	-			PL74B	6	LDQ73	C	
-	-	-			VCCIO6	6			
Y9	NC	-			PL75A	6	LDQ73	T (LVDS)*	
Y8	NC	-			PL75B	6	LDQ73	C (LVDS)*	
Y7	NC	-			PL76A	6	LDQ73	T	
AA7	NC	-			PL76B	6	LDQ73	C	
-	-	-			GNDIO6	-			
AB2	NC	-			-	-			
AB3	NC	-			PL78A	6	LDQ82	T (LVDS)*	
AA5	NC	-			PL78B	6	LDQ82	C (LVDS)*	
					PL79A	6	LDQ82	T	

LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)

LFE2M50E/SE					LFE2M70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
K3	VCCIO7	7			VCCIO7	7			
M10	VCCIO7	7			VCCIO7	7			
M7	VCCIO7	7			VCCIO7	7			
N10	VCCIO7	7			VCCIO7	7			
N3	VCCIO7	7			VCCIO7	7			
P10	VCCIO7	7			VCCIO7	7			
R6	VCCIO7	7			VCCIO7	7			
AA25	VCCIO8	8			VCCIO8	8			
AD28	VCCIO8	8			VCCIO8	8			
AA10	VCCAUX	-			VCCAUX	-			
AA11	VCCAUX	-			VCCAUX	-			
AA20	VCCAUX	-			VCCAUX	-			
AA21	VCCAUX	-			VCCAUX	-			
K10	VCCAUX	-			VCCAUX	-			
K11	VCCAUX	-			VCCAUX	-			
K20	VCCAUX	-			VCCAUX	-			
K21	VCCAUX	-			VCCAUX	-			
L10	VCCAUX	-			VCCAUX	-			
L11	VCCAUX	-			VCCAUX	-			
L20	VCCAUX	-			VCCAUX	-			
L21	VCCAUX	-			VCCAUX	-			
Y10	VCCAUX	-			VCCAUX	-			
Y11	VCCAUX	-			VCCAUX	-			
Y20	VCCAUX	-			VCCAUX	-			
Y21	VCCAUX	-			VCCAUX	-			
A1	GND	-			GND	-			
A13	GND	-			GND	-			
A18	GND	-			GND	-			
A24	GND	-			GND	-			
A30	GND	-			GND	-			
A7	GND	-			GND	-			
AA14	GND	-			GND	-			
AA15	GND	-			GND	-			
AA16	GND	-			GND	-			
AA17	GND	-			GND	-			
AA24	GND	-			GND	-			
AA27	GND	-			GND	-			
AA4	GND	-			GND	-			
AB24	GND	-			GND	-			
AB7	GND	-			GND	-			
AD12	GND	-			GND	-			
AD19	GND	-			GND	-			
AD27	GND	-			GND	-			
AE22	GND	-			GND	-			
AE27	GND	-			GND	-			
AE4	GND	-			GND	-			
AE9	GND	-			GND	-			
AF14	GND	-			GND	-			

LFE2M100E/SE Logic Signal Connections: 900 fpBGA

LFE2M100E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
D2	PL9A	7	VREF2_7	T
D3	PL9B	7	VREF1_7	C
GNDIO	GNDIO7	-		
J8	PL11A	7	LUM0_SPLL_IN_A/LDQ15	T (LVDS)*
H7	PL11B	7	LUM0_SPLLC_IN_A/LDQ15	C (LVDS)*
E3	PL12A	7	LUM0_SPLLFB_A/LDQ15	T
E4	PL12B	7	LUM0_SPLLC_FB_A/LDQ15	C
G6	PL13A	7	LDQ15	T (LVDS)*
F5	PL13B	7	LDQ15	C (LVDS)*
E2	PL14A	7	LDQ15	T
D1	PL14B	7	LDQ15	C
GNDIO	GNDIO7	-		
G5	PL15A	7	LDQS15	T (LVDS)*
G4	PL15B	7	LDQ15	C (LVDS)*
K7	PL16A	7	LDQ15	T
K8	PL16B	7	LDQ15	C
E1	PL17A	7	LDQ15	T (LVDS)*
F2	PL17B	7	LDQ15	C (LVDS)*
F1	PL18A	7	LDQ15	T
GNDIO	GNDIO7	-		
G3	PL18B	7	LDQ15	C
GNDIO	GNDIO7	-		
H5	PL25A	7	LDQ23	T (LVDS)*
H4	PL25B	7	LDQ23	C (LVDS)*
J5	PL26A	7	LDQ23	T
J4	PL26B	7	LDQ23	C
GNDIO	GNDIO7	-		
G2	PL28A	7	LDQ32	T (LVDS)*
G1	PL28B	7	LDQ32	C (LVDS)*
L9	PL29A	7	LDQ32	T
L7	PL29B	7	LDQ32	C
K6	PL30A	7	LDQ32	T (LVDS)*
K5	PL30B	7	LDQ32	C (LVDS)*
L8	PL31A	7	LDQ32	T
L6	PL31B	7	LDQ32	C
GNDIO	GNDIO7	-		
H3	PL32A	7	LDQS32	T (LVDS)*
H2	PL32B	7	LDQ32	C (LVDS)*
N8	PL33A	7	LDQ32	T
M9	PL33B	7	LDQ32	C
J3	PL34A	7	LDQ32	T (LVDS)*
-	-	-		

LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)

LFE2M100E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
D19	PT93B	1		C
E18	PT93A	1		T
D18	PT92B	1		C
C17	PT92A	1		T
A17	PT91B	1		C
B17	PT91A	1		T
GNDIO	GNDIO1	-		
VCCIO	VCCIO1	1		
J18	PT75B	1		C
J19	PT75A	1		T
H17	PT74B	1		C
J17	PT74A	1		T
F18	PT73B	1		C
F17	PT73A	1		T
GNDIO	GNDIO1	-		
A16	PT72B	1		C
B16	PT72A	1		T
G17	PT71B	1		C
G16	PT71A	1		T
VCCIO	VCCIO1	1		
H16	PT70B	1		C
F16	PT70A	1		T
J16	PT69B	1		C
G15	PT69A	1		T
GNDIO	GNDIO1	-		
C16	PT68B	1		C
D16	PT68A	1		T
J15	PT67B	1		C
H15	PT67A	1		T
VCCIO	VCCIO1	1		
A15	PT66B	1	VREF2_1	C
B15	PT66A	1	VREF1_1	T
F15	PT65B	1	PCLKC1_0	C
E16	PT65A	1	PCLKT1_0	T
C15	PT64B	0	PCLKC0_0	C
GNDIO	GNDIO0	-		
D15	PT64A	0	PCLKT0_0	T
C14	PT63B	0	VREF2_0	C
E15	PT63A	0	VREF1_0	T
G14	PT62B	0		C
VCCIO	VCCIO0	0		
J14	PT62A	0		T
F14	PT61B	0		C

LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

LFE2M70E/SE				LFE2M100E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
AG23	VCCIO4	4			VCCIO4	4		
AK21	VCCIO4	4			VCCIO4	4		
AM19	VCCIO4	4			VCCIO4	4		
AM23	VCCIO4	4			VCCIO4	4		
AC14	VCCIO5	5			VCCIO5	5		
AC15	VCCIO5	5			VCCIO5	5		
AG12	VCCIO5	5			VCCIO5	5		
AG16	VCCIO5	5			VCCIO5	5		
AK14	VCCIO5	5			VCCIO5	5		
AM12	VCCIO5	5			VCCIO5	5		
AM16	VCCIO5	5			VCCIO5	5		
AA12	VCCIO6	6			VCCIO6	6		
AB3	VCCIO6	6			VCCIO6	6		
AB8	VCCIO6	6			VCCIO6	6		
AE3	VCCIO6	6			VCCIO6	6		
AE7	VCCIO6	6			VCCIO6	6		
AH3	VCCIO6	6			VCCIO6	6		
W3	VCCIO6	6			VCCIO6	6		
W8	VCCIO6	6			VCCIO6	6		
Y12	VCCIO6	6			VCCIO6	6		
G3	VCCIO7	7			VCCIO7	7		
K3	VCCIO7	7			VCCIO7	7		
K7	VCCIO7	7			VCCIO7	7		
N3	VCCIO7	7			VCCIO7	7		
N8	VCCIO7	7			VCCIO7	7		
P12	VCCIO7	7			VCCIO7	7		
R12	VCCIO7	7			VCCIO7	7		
T3	VCCIO7	7			VCCIO7	7		
T8	VCCIO7	7			VCCIO7	7		
AD28	VCCIO8	8			VCCIO8	8		
AG32	VCCIO8	8			VCCIO8	8		
AB12	VCCAUX	-			VCCAUX	-		
AB13	VCCAUX	-			VCCAUX	-		
AB22	VCCAUX	-			VCCAUX	-		
AB23	VCCAUX	-			VCCAUX	-		
AC13	VCCAUX	-			VCCAUX	-		
AC22	VCCAUX	-			VCCAUX	-		
M13	VCCAUX	-			VCCAUX	-		
M22	VCCAUX	-			VCCAUX	-		
N12	VCCAUX	-			VCCAUX	-		
N13	VCCAUX	-			VCCAUX	-		
N22	VCCAUX	-			VCCAUX	-		
N23	VCCAUX	-			VCCAUX	-		
A1	GND	-			GND	-		
A10	GND	-			GND	-		
A13	GND	-			GND	-		
A22	GND	-			GND	-		
A25	GND	-			GND	-		
A34	GND	-			GND	-		

LFE2M70E/SE and LFE2M100E/SE Logic Signal Connections: 1152 fpBGA (Cont.)

LFE2M70E/SE				LFE2M100E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
K11	NC	-			NC	-		
K12	NC	-			NC	-		
K13	NC	-			NC	-		
K23	NC	-			NC	-		
K24	NC	-			NC	-		
K25	NC	-			NC	-		
K26	NC	-			NC	-		
L11	NC	-			NC	-		
L12	NC	-			NC	-		
L13	NC	-			NC	-		
L14	NC	-			NC	-		
L21	NC	-			NC	-		
L22	NC	-			NC	-		
L23	NC	-			NC	-		
L24	NC	-			NC	-		
L25	NC	-			NC	-		
L26	NC	-			NC	-		
M11	NC	-			NC	-		
M24	NC	-			NC	-		
M25	NC	-			NC	-		
M6	NC	-			NC	-		
M8	NC	-			NC	-		
N10	NC	-			NC	-		
N11	NC	-			NC	-		
P10	NC	-			NC	-		
P25	NC	-			NC	-		
P26	NC	-			NC	-		
R9	NC	-			NC	-		
T11	NC	-			NC	-		
U11	NC	-			NC	-		
W11	NC	-			NC	-		
Y10	NC	-			NC	-		
Y11	NC	-			NC	-		
R15	VCCPLL	-			VCCPLL	-		
R20	VCCPLL	-			VCCPLL	-		
Y15	VCCPLL	-			VCCPLL	-		
Y20	VCCPLL	-			VCCPLL	-		

* Supports true LVDS. Other differential signals must be emulated with external resistors.

** These dedicated input pins can be used for GPLLS or GDLLs within the respective quadrant.

*** For density migration, board design must take into account that these sysCONFIG pins are dual function for the lower density devices (ECP2M20 and ECP2M35). They can be either sysCONFIG pins or general purpose I/Os. These pins are dedicated pins for the higher density devices (ECP2M50, ECP2M70, and ECP2M100).

****Due to packaging bond out option, this DQS does not have all the necessary DQ pins bonded out for a full 8-bit data width.

Note: VCCIO and GND pads are used to determine the average DC current drawn by I/Os between GND/VCCIO connections, or between the last GND/VCCIO in an I/O bank and the end of an I/O bank. The substrate pads listed in the Pin Table do not necessarily have a one to one connection with a package ball or pin.



Ordering Information
LatticeECP2/M Family Data Sheet

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE2M70SE-5F1152C	436	1.2V	-5	fpBGA	1152	Com	70
LFE2M70SE-6F1152C	436	1.2V	-6	fpBGA	1152	Com	70
LFE2M70SE-7F1152C	436	1.2V	-7	fpBGA	1152	Com	70
LFE2M70SE-5F900C	416	1.2V	-5	fpBGA	900	Com	70
LFE2M70SE-6F900C	416	1.2V	-6	fpBGA	900	Com	70
LFE2M70SE-7F900C	416	1.2V	-7	fpBGA	900	Com	70

Part Number	I/Os	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE2M100SE-5F1152C	520	1.2V	-5	fpBGA	1152	Com	100
LFE2M100SE-6F1152C	520	1.2V	-6	fpBGA	1152	Com	100
LFE2M100SE-7F1152C	520	1.2V	-7	fpBGA	1152	Com	100
LFE2M100SE-5F900C	416	1.2V	-5	fpBGA	900	Com	100
LFE2M100SE-6F900C	416	1.2V	-6	fpBGA	900	Com	100
LFE2M100SE-7F900C	416	1.2V	-7	fpBGA	900	Com	100

Date	Version	Section	Change Summary
August 2007 (cont.)	02.8 (cont.)	DC and Switching (cont.)	sysCLOCK GPLL timing has been updated.
		Pinout Information	Added ECP2M50 (484/672/900-fpBGA), ECP2M70 (900-fpBGA) and ECP2M100 (900-fpBGA) pinout information.
		Ordering Information	1156-fpBGA package option has been removed from the LatticeECP2M family.
September 2007	02.9	Pinout Information	Added Thermal Management text section.
February 2008	03.0	Architecture	Added LVCMOS33D description.
		DC and Switching	LatticeECP2M Supply Current has been updated.
			Typical Building Block Function Performance, External Switching Characteristics, Internal Switching Characteristics, Family Timing Adders, sysCLOCK GPLL Timing, sysCLOCK SPLL Timing, DLL Timing and sysCONFIG Port Timing Specifications have been updated (timing rev. A 0.11).
			Figure 3-9. Read/Write Mode (Normal) and Figure 3-10. Read/Write Mode with Input and Output Registers have been updated.
		Pinout Information	Table 3-8. Channel output Jitter (Max) has been updated.
			Signal description has been updated.
			Added 1152-fpBGA pinouts for the ECP2M70 and ECP2M100.
April 2008	03.1	Pinout Information	Available DDR Interfaces per I/O Bank for the LFE2M35 (484/672-fpBGA) have been updated.
June 2008	03.2	Introduction	Family Selection Guide table - Updated number of EBR SRAM Blocks for the ECP2-70 device.
		Architecture	Removed Read-Before-Write sysMEM EBR mode.
			Clarification of the operation of the secondary clock regions.
		DC and Switching Characteristics	Removed Read-Before-Write sysMEM EBR mode.
August 2008	03.3	Architecture	Clarification of the operation of the secondary clock regions.
		Pinout Information	Added information for [LOC]DQ[num] to Signal Descriptions table.
January 2009	03.4	DC and Switching Characteristics	Updated typical and max. jitter numbers in Channel Output Jitter table for x10 mode.
			Added Channel Output Jitter table for x20 mode.
November 2009	03.5	DC and Switching Characteristics	Updated SPI/SPIIm Configuration Waveforms diagram.
			Updated footnotes in LatticeECP2 Initialization Supply Current table.
			Updated footnotes in LatticeECP2M Initialization Supply Current table.
			Updated footnotes in SERDES High Speed Data Receiver (LatticeECP2M Family Only) table.
			Updated max. value for tINIT parameter in LatticeECP2/M sysCONFIG Port Timing Specifications table.
			Updated Serial Output Timing and Levels table.
			Updated Figure 3-5 MLVDS
			Updated Table 3-7 Serial Output Timing and Levels
			Updated Table 3-15 Power Down/Power Up Specification
			Pinout Information Signal Descriptions table - corrected references to ULM, URM, LRM (changed to LUM, RUM and RLM), added footnote 5.