

Welcome to [E-XFL.COM](#)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

### Details

Product Status	Obsolete
Number of LABs/CLBs	8375
Number of Logic Elements/Cells	67000
Total RAM Bits	4642816
Number of I/O	436
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1152-BBGA
Supplier Device Package	1152-FPBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m70e-5f1152c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe2m70e-5f1152c</a>

**Figure 2-34. DQS Input Routing for the Bottom Edge of the Device**



### DLL Calibrated DQS Delay Block

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock (referred to as DQS) is not free-running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only, as shown in Figure 2-35) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic, which controls the polarity of the clock to the sync registers in the input register blocks. Figure 2-35 and Figure 2-36 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two dedicated DLLs (DDR\_DLL) on opposite sides of the device. Each DLL compensates DQS delays in its half of the device as shown in Figure 2-35. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

**Table 2-14. Supported Output Standards**

Output Standard	Drive	V <sub>CCIO</sub> (Nom.)
<b>Single-ended Interfaces</b>		
LVTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3
LVCMOS33	4mA, 8mA, 12mA 16mA, 20mA	3.3
LVCMOS25	4mA, 8mA, 12mA, 16mA, 20mA	2.5
LVCMOS18	4mA, 8mA, 12mA, 16mA	1.8
LVCMOS15	4mA, 8mA	1.5
LVCMOS12	2mA, 6mA	1.2
LVCMOS33, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—
LVCMOS25, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—
LVCMOS18, Open Drain	4mA, 8mA, 12mA 16mA	—
LVCMOS15, Open Drain	4mA, 8mA	—
LVCMOS12, Open Drain	2mA, 6mA	—
PCI33	N/A	3.3
HSTL18 Class I, II	N/A	1.8
HSTL15 Class I	N/A	1.5
SSTL3 Class I, II	N/A	3.3
SSTL2 Class I, II	N/A	2.5
SSTL18 Class I, II	N/A	1.8
<b>Differential Interfaces</b>		
Differential SSTL3, Class I, II	N/A	3.3
Differential SSTL2, Class I, II	N/A	2.5
Differential SSTL18, Class I, II	N/A	1.8
Differential HSTL18, Class I, II	N/A	1.8
Differential HSTL15, Class I	N/A	1.5
LVDS	N/A	2.5
MLVDS <sup>1</sup>	N/A	2.5
BLVDS <sup>1</sup>	N/A	2.5
LVPECL <sup>1</sup>	N/A	3.3
RSDS <sup>1</sup>	N/A	2.5
LVCMOS33D <sup>1</sup>	4mA, 8mA, 12mA, 16mA, 20mA	3.3

1. Emulated with external resistors. For more detail, please see information regarding additional technical documentation at the end of this data sheet.

## Hot Socketing

LatticeECP2/M devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. This allows for easy integration with the rest of the system. These capabilities make the LatticeECP2/M ideal for many multiple power supply and hot-swap applications.

Symbol	Parameter	Min.	Max.	Units
$V_{CCP}$ <sup>6</sup>	PLL and Reference Clock Buffer Power	1.14	1.26	V

1. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 1.2V, they must be connected to the same power supply as  $V_{CC}$ . If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 3.3V, they must be connected to the same power supply as  $V_{CCAUX}$ .  $V_{CCPLL}$  must be connected to the same power supply as  $V_{CC}$  through careful filtering and decoupling.
2. See recommended voltages by I/O standard in subsequent table.
3.  $V_{CCAUX}$  ramp rate must not exceed 30mV/ $\mu$ s during power-up when transitioning between 0V and 3.3V.
4. For proper power-up configuration, users must ensure that the configuration control signals such as the CFGx, INITN, PROGRAM and DONE pins are driven to the proper logic levels when the device powers up. The device power-up is triggered by the last of  $V_{CC}$ ,  $V_{CCAUX}$  or  $V_{CCIO8}$  supplies that reaches its minimum valid levels. Alternatively, if the configuration control signals are pulled up by  $V_{CCIO8}$ , the  $V_{CCIO8}$  (configuration I/O bank) voltage must be powered up prior to or at the same time as the last of  $V_{CC}$  or  $V_{CCAUX}$  reaches its minimum levels.
5. For power-up,  $V_{CC}$  must reach its valid minimum value before powering up  $V_{CCAUX}$  (LatticeECP2/M "S" version devices only).
6.  $V_{CCRX}$ ,  $V_{CCTX}$  and  $V_{CCP}$  must be tied together in each quad and all quads need to be powered up.
7. For more power supply design recommendations, refer to TN1114 [Electrical Recommendations for Lattice SERDES](#).

## Hot Socketing Specifications<sup>1, 2, 3, 4</sup>

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$I_{DK}$	Input or I/O leakage current	$0 \leq V_{IN} \leq V_{IH}$ (MAX.)	—	—	+/-1000	$\mu$ A
$I_{HDIN}$ <sup>5</sup>	SERDES average input current when device is powered down and inputs are driven		—	—	4	mA

1.  $V_{CC}$ ,  $V_{CCAUX}$  and  $V_{CCIO}$  should rise/fall monotonically.  $V_{CC}$  and  $V_{CCPLL}$  must be connected to the same power supply (applies to ECP2-6, ECP2-12 and ECP2-20 only).
2.  $0 \leq V_{CC} \leq V_{CC}$  (MAX),  $0 \leq V_{CCIO} \leq V_{CCIO}$  (MAX) or  $0 \leq V_{CCAUX} \leq V_{CCAUX}$  (MAX).
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PW}$  or  $I_{BH}$ .
4. LVCMOS and LVTTL only.
5. Assumes that the device is powered down with all supplies grounded, both P and N inputs driven by a CML driver with maximum allowed  $V_{CCIB}$  of 1.575V, 8b10b data and internal AC coupling.

## ESD Performance

Please refer to [LatticeECP2/M Product Family Qualification Summary](#) for complete qualification data, including ESD performance.

## LatticeECP2 Supply Current (Standby)<sup>1, 2, 3, 4</sup>

Over Recommended Operating Conditions

Symbol	Parameter	Device	Typ. <sup>5</sup>	Units
$I_{CC}$	Core Power Supply Current	ECP2-6	10	mA
		ECP2-12	20	mA
		ECP2-20	30	mA
		ECP2-35	50	mA
		ECP2-50	70	mA
		ECP2-70	100	mA
$I_{CCAUX}$	Auxiliary Power Supply Current	ECP2-6	24	mA
		ECP2-12	24	mA
		ECP2-20	24	mA
		ECP2-35	24	mA
		ECP2-50	24	mA
		ECP2-70	24	mA
$I_{CCGPLL}$	GPLL Power Supply Current (per GPLL)	ECP2-35, -50, -70 Only	0.5	mA
$I_{CCSPLL}$	SPLL Power Supply Current (per SPLL)	ECP2-35, -50, -70 Only	0.5	mA
$I_{CCIO}$	Bank Power Supply Current (Per Bank)	ECP2-6	2	mA
		ECP2-12	2	mA
		ECP2-20	2	mA
		ECP2-35	2	mA
		ECP2-50	2	mA
		ECP2-70	2	mA
$I_{CCJ}$	VCCJ Power Supply Current	All Devices	3	mA

1. For further information about supply current, please see the list of additional technical documentation at the end of this data sheet.


2. Assumes all outputs are tristated, all inputs are configured as LVCMS and held at the  $V_{CCIO}$  or GND.

3. Frequency 0MHz.

4. Pattern represents a "blank" configuration data file.

5.  $T_J = 25^\circ\text{C}$ , power supplies at normal voltage.

**Figure 3-6. SPI4.2 Parameters**



**LatticeECP2 Pin Information Summary, LFE2-20 and LFE2-35 (Cont.)**

Pin Type		LFE2-20				LFE2-35	
		208 PQFP	256 fpBGA	484 fpBGA	672 fpBGA	484 fpBGA	672 fpBGA
Available DDR-Interfaces per I/O Bank <sup>1</sup>	Bank0	0	0	0	0	0	0
	Bank1	0	0	0	0	0	0
	Bank2	0	1	2	2	2	3
	Bank3	0	0	0	2	0	2
	Bank4	0	2	3	3	3	3
	Bank5	0	1	3	4	3	4
	Bank6	0	1	2	3	1	3
	Bank7	0	1	2	2	2	3
	Bank8	0	0	0	0	0	0
PCI Capable I/Os per Bank	Bank0	0	0	0	0	0	0
	Bank1	0	0	0	0	0	0
	Bank2	0	0	0	0	0	0
	Bank3	0	0	0	0	0	0
	Bank4	19	32	46	50	46	54
	Bank5	18	17	46	68	46	68
	Bank6	0	0	0	0	0	0
	Bank7	0	0	0	0	0	0
	Bank8	0	0	0	0	0	0

1. Minimum requirement to implement a fully functional 8-bit wide DDR bus. Available DDR interface consists of at least 12 I/Os (1 DQS + 1 DQSB + 8 DQs + 1 DM + Bank VREF1).

**LatticeECP2M Pin Information Summary, LFE2M20 and LFE2M35**

Pin Type	LFE2M20		LFE2M35		
	256 fpBGA	484 fpBGA	256 fpBGA	484 fpBGA	672 fpBGA
Single Ended User I/O	140	304	140	303	410
Differential Pair User I/O	70	152	70	151	199
Configuration	TAP Pins	5	5	5	5
	Muxed Pins	14	14	14	14
	Dedicated Pins (Non TAP)	7	7	7	7
Non Configuration	Muxed Pins	64	84	60	84
	Dedicated Pins	3	3	3	3
VCC	6	16	6	16	29
VCCAUX	4	8	4	8	17
VCCPLL	1	4	1	4	8
VCCIO	Bank0	1	4	1	4
	Bank1	1	3	1	3
	Bank2	2	4	2	4
	Bank3	2	4	2	4
	Bank4	2	4	2	4
	Bank5	2	4	2	4
	Bank6	2	4	2	4
	Bank7	2	4	2	4
	Bank8	1	2	1	2
GND, GND0 to GND7	22	57	22	57	80
NC	17	11	17	12	37
Single Ended/ Differential I/O Pairs per Bank (including emulated with resistors)	Bank0	0/0	36/18	0/0	36/18
	Bank1	0/0	18/9	0/0	18/9
	Bank2	14/7	30/15	14/7	30/15
	Bank3	16/8	36/18	16/8	36/18
	Bank4	32/16	62/31	32/16	62/31
	Bank5	20/10	28/14	20/10	28/14
	Bank6	16/8	40/20	16/8	39/19
	Bank7	28/14	40/20	28/14	40/20
	Bank8	14/7	14/7	14/7	14/7
True LVDS I/O Pairs per Bank	Bank0 (Top Edge)	0	0	0	0
	Bank1 (Top Edge)	0	0	0	0
	Bank2 (Right Edge)	3	7	3	7
	Bank3 (Right Edge)	4	9	4	9
	Bank4 (Bottom Edge)	0	0	0	0
	Bank5 (Bottom Edge)	0	0	0	0
	Bank6 (Left Edge)	4	10	4	10
	Bank7 (Left Edge)	7	10	7	10
	Bank8 (Right Edge)	0	0	0	0

**LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 144 TQFP (Cont.)**

LFE2-6E/SE					LFE2-12E/12SE			
Pin Number	Pin/Pad Function	Bank	Dual Function	Differential	Pin/Pad Function	Bank	Dual Function	Differential
46	NC	5			PB16B	5	BDQ15	C
47	GND	-			GND	-		
48	VCC				VCC	-		
49	PB8A	5	PCLKT5_0/BDQ6	T	PB26A	5	PCLKT5_0/BDQ24	T
50	PB8B	5	PCLKC5_0/BDQ6	C	PB26B	5	PCLKC5_0/BDQ24	C
51	GND	-			GND	-		
52	PB13A	4	PCLKT4_0/BDQ15	T	PB31A	4	PCLKT4_0/BDQ33	T
53	PB13B	4	PCLKC4_0/BDQ15	C	PB31B	4	PCLKC4_0/BDQ33	C
54	VCC	-			VCC	-		
55	PB14A	4	BDQ15	T	PB34A	4	BDQ33	T
56	PB14B	4	BDQ15	C	PB34B	4	BDQ33	C
57	PB16A	4	BDQ15	T	PB40A	4	BDQ42	T
58	PB16B	4	BDQ15	C	PB40B	4	BDQ42	C
59	PB18A	4	BDQ15	T	PB44A	4	BDQ42	T
60	PB18B	4	BDQ15	C	PB44B	4	BDQ42	C
61	GND	-			GND	-		
62	PB20A	4	BDQ24	T	PB48A	4	BDQ51	T
63	PB20B	4	BDQ24	C	PB48B	4	BDQ51	C
64	VCCIO4	4			VCCIO4	4		
65	PB22A	4	BDQ24	T	PB50A	4	BDQ51	T
66	PB22B	4	BDQ24	C	PB50B	4	BDQ51	C
67	PB24A	4	BDQS24	T	PB52A	4	BDQ51	T
68	PB24B	4	BDQ24	C	PB52B	4	BDQ51	C
69	PB26A	4	BDQ24	T	PB54A	4	BDQ51	T
70	PB26B	4	BDQ24	C	PB54B	4	BDQ51	C
71	PB28A	4	VREF2_4/BDQ24	T	PB55A	4	VREF2_4/BDQ51	T
72	PB28B	4	VREF1_4/BDQ24	C	PB55B	4	VREF1_4/BDQ51	C
73	CFG1	8			CFG1	8		
74	CFG2	8			CFG2	8		
75	PROGRAMN	8			PROGRAMN	8		
76	INITN	8			INITN	8		
77	CFG0	8			CFG0	8		
78	CCLK	8			CCLK	8		
79	DONE	8			DONE	8		
80	PR29A	8	D0/SPIFASTN		PR29A	8	D0/SPIFASTN	
81	GND	-			GND	-		
82	PR26A	8	D6		PR26A	8	D6	
83	VCC	-			VCC	-		
84	PR25B	8	D7/SPID0	C	PR25B	8	D7/SPID0	C
85	VCCIO8	8			VCCIO8	8		
86	PR25A	8	DI/CSSPI0N	T	PR25A	8	DI/CSSPI0N	T
87	PR24B	8	DOUT/CS0N	C	PR24B	8	DOUT/CS0N	C
88	PR24A	8	BUSY/SISPI	T	PR24A	8	BUSY/SISPI	T
89	VCCIO3	3			VCCIO3	3		
90	VCCAUX	-			VCCAUX	-		

**LFE2-20E/SE Logic Signal Connections: 256 fpBGA (Cont.)**

LFE2-20E/SE					
Ball Number	Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
A5	A5	PT36B	0		C
A3	A3	PT35B	0		C
A4	A4	PT36A	0		T
VCCIO	VCCIO	VCCIO0	0		
B3	B3	PT35A	0		T
A2	A2	PT34B	0		C
C7	C7	PT33B	0		C
B2	B2	PT34A	0		T
D7	D7	PT33A	0		T
D6	D6	PT32B	0		C
GND	GND	GNDIO0	-		
F7	F7	PT31B	0		C
C6	C6	PT32A	0		T
VCCIO	VCCIO	VCCIO0	0		
F6	F6	PT31A	0		T
C4	C4	PT30B	0		C
B4	B4	PT30A	0		T
-	GND	GNDIO0	0		
-	VCC	VCCIO	0		
D5	D5	PT2B	0	VREF2_0	C
E5	E5	PT2A	0	VREF1_0	T
G7	G7	VCC	-		
G9	G9	VCC	-		
H7	H7	VCC	-		
J10	J10	VCC	-		
K10	K10	VCC	-		
K8	K8	VCC	-		
G8	G8	VCCAUX	-		
H10	H10	VCCAUX	-		
J7	J7	VCCAUX	-		
K9	K9	VCCAUX	-		
C5	C5	VCCIO0	0		
E7	E7	VCCIO0	0		
C12	C12	VCCIO1	1		
E10	E10	VCCIO1	1		
E14	E14	VCCIO2	2		
G12	G12	VCCIO2	2		
K12	K12	VCCIO3	3		
M14	M14	VCCIO3	3		
M10	M10	VCCIO4	4		
P12	P12	VCCIO4	4		
M7	M7	VCCIO5	5		

**LFE2-12E/SE and LFE2-20E/SE Logic Signal Connections: 484 fpBGA (Cont.)**

LFE2-12E/12SE					LFE2-20E/20SE			
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential
AA14	PB35B	4	BDQ33	C	PB44B	4	BDQ42	C
W13	PB37A	4	BDQ33	T	PB46A	4	BDQ42	T
GNDIO	GNDIO4	-			GNDIO4	-		
W14	PB37B	4	BDQ33	C	PB46B	4	BDQ42	C
AB18	PB39A	4	BDQ42	T	PB48A	4	BDQ51	T
AB19	PB39B	4	BDQ42	C	PB48B	4	BDQ51	C
Y15	PB41A	4	BDQ42	T	PB50A	4	BDQ51	T
V14	PB40A	4	BDQ42	T	PB49A	4	BDQ51	T
VCCIO	VCCIO4	4			VCCIO4	4		
AA15	PB41B	4	BDQ42	C	PB50B	4	BDQ51	C
W15	PB40B	4	BDQ42	C	PB49B	4	BDQ51	C
GNDIO	GNDIO4	-			GNDIO	-		
AB20	PB43A	4	BDQ42	T	PB52A	4	BDQ51	T
AA16	PB42A	4	BDQS42	T	PB51A	4	BDQS51	T
AB21	PB43B	4	BDQ42	C	PB52B	4	BDQ51	C
AA17	PB42B	4	BDQ42	C	PB51B	4	BDQ51	C
Y16	PB45A	4	BDQ42	T	PB54A	4	BDQ51	T
U15	PB44A	4	BDQ42	T	PB53A	4	BDQ51	T
VCCIO	VCCIO4	4			VCCIO4	4		
W16	PB45B	4	BDQ42	C	PB54B	4	BDQ51	C
U16	PB44B	4	BDQ42	C	PB53B	4	BDQ51	C
AA18	PB46A	4	BDQ42	T	PB55A	4	BDQ51	T
AA20	PB46B	4	BDQ42	C	PB55B	4	BDQ51	C
GNDIO	GNDIO4	-			GNDIO	-		
V16	PB49A	4	BDQ51	T	PB58A	4	BDQ60	T
V17	PB49B	4	BDQ51	C	PB58B	4	BDQ60	C
AA21	PB48A	4	BDQ51	T	PB57A	4	BDQ60	T
VCCIO	VCCIO4	4			VCCIO4	4		
Y19	PB51A	4	BDQS51	T	PB60A	4	BDQS60	T
AA22	PB48B	4	BDQ51	C	PB57B	4	BDQ60	C
Y20	PB51B	4	BDQ51	C	PB60B	4	BDQ60	C
Y18	PB50A	4	BDQ51	T	PB59A	4	BDQ60	T
GNDIO	GNDIO4	-			GNDIO4	-		
Y21	PB53A	4	BDQ51	T	PB62A	4	BDQ60	T
Y17	PB50B	4	BDQ51	C	PB59B	4	BDQ60	C
Y22	PB53B	4	BDQ51	C	PB62B	4	BDQ60	C
W17	PB52A	4	BDQ51	T	PB61A	4	BDQ60	T
VCCIO	VCCIO4	4			VCCIO4	4		
U18	PB54A	4	BDQ51	T	PB63A	4	BDQ60	T
W18	PB52B	4	BDQ51	C	PB61B	4	BDQ60	C
V18	PB54B	4	BDQ51	C	PB63B	4	BDQ60	C
GNDIO	GNDIO4	-			GNDIO4	-		
T15	PB55A	4	VREF2_4/BDQ51	T	PB64A	4	VREF2_4/BDQ60	T
T16	PB55B	4	VREF1_4/BDQ51	C	PB64B	4	VREF1_4/BDQ60	C

**LFE2-20E/SE and LFE2-35E/SE Logic Signal Connections: 672 fpBGA (Cont.)**

LFE2-20E/20SE					LFE2-35E/35SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
A2	GND	-			GND	-			
A25	GND	-			GND	-			
AA18	GND	-			GND	-			
AA24	GND	-			GND	-			
AA3	GND	-			GND	-			
AA9	GND	-			GND	-			
AD11	GND	-			GND	-			
AD16	GND	-			GND	-			
AD21	GND	-			GND	-			
AD6	GND	-			GND	-			
AE1	GND	-			GND	-			
AE26	GND	-			GND	-			
AF2	GND	-			GND	-			
AF25	GND	-			GND	-			
B1	GND	-			GND	-			
B26	GND	-			GND	-			
C11	GND	-			GND	-			
C16	GND	-			GND	-			
C21	GND	-			GND	-			
C6	GND	-			GND	-			
F18	GND	-			GND	-			
F24	GND	-			GND	-			
F3	GND	-			GND	-			
F9	GND	-			GND	-			
J13	GND	-			GND	-			
J14	GND	-			GND	-			
J21	GND	-			GND	-			
J6	GND	-			GND	-			
K10	GND	-			GND	-			
K11	GND	-			GND	-			
K13	GND	-			GND	-			
K14	GND	-			GND	-			
K16	GND	-			GND	-			
K17	GND	-			GND	-			
L10	GND	-			GND	-			
L11	GND	-			GND	-			
L16	GND	-			GND	-			
L17	GND	-			GND	-			
L24	GND	-			GND	-			
L3	GND	-			GND	-			
M13	GND	-			GND	-			
M14	GND	-			GND	-			
N10	GND	-			GND	-			
N12	GND	-			GND	-			
N13	GND	-			GND	-			
N14	GND	-			GND	-			

**LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)**

LFE2-50E/SE					LFE2-70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
GND	GNDIO1	-			GNDIO1	-			
C15	PT54B	1		C	PT63B	1			C
A15	PT54A	1		T	PT63A	1			T
A13	PT53B	1		C	PT62B	1			C
B13	PT53A	1		T	PT62A	1			T
VCCIO	VCCIO1	1			VCCIO1	1			
H17	PT52B	1		C	PT61B	1			C
H15	PT52A	1		T	PT61A	1			T
D13	PT51B	1		C	PT60B	1			C
C14	PT51A	1		T	PT60A	1			T
GND	GNDIO1	-			GNDIO1	-			
G14	PT50B	1		C	PT59B	1			C
E14	PT50A	1		T	PT59A	1			T
A12	PT49B	1		C	PT58B	1			C
B12	PT49A	1		T	PT58A	1			T
VCCIO	VCCIO1	1			VCCIO1	1			
F14	PT48B	1	PCLKC1_0	C	PT57B	1	PCLKC1_0		C
D14	PT48A	1	PCLKT1_0	T	PT57A	1	PCLKT1_0		T
H16	XRES	1			XRES	1			
H14	PT46B	0	PCLKC0_0	C	PT55B	0	PCLKC0_0		C
GND	GNDIO0	-			GNDIO0	-			
H13	PT46A	0	PCLKT0_0	T	PT55A	0	PCLKT0_0		T
A11	PT45B	0		C	PT54B	0			C
B11	PT45A	0		T	PT54A	0			T
C13	PT44B	0		C	PT53B	0			C
VCCIO	VCCIO0	0			VCCIO0	0			
E13	PT44A	0		T	PT53A	0			T
D12	PT43B	0		C	PT52B	0			C
F13	PT43A	0		T	PT52A	0			T
A10	PT42B	0		C	PT51B	0			C
B10	PT42A	0		T	PT51A	0			T
C12	PT41B	0		C	PT50B	0			C
GND	GNDIO0	-			GNDIO0	-			
C10	PT41A	0		T	PT50A	0			T
G13	PT40B	0		C	PT49B	0			C
VCCIO	VCCIO0	0			VCCIO0	0			
H12	PT40A	0		T	PT49A	0			T
A9	PT39B	0		C	PT48B	0			C
B9	PT39A	0		T	PT48A	0			T
E12	PT38B	0		C	PT47B	0			C
G12	PT38A	0		T	PT47A	0			T
A8	PT37B	0		C	PT46B	0			C
B8	PT37A	0		T	PT46A	0			T
GND	GNDIO0	-			GNDIO0	-			
E11	PT36B	0		C	PT45B	0			C
C9	PT36A	0		T	PT45A	0			T

**LFE2-50E/SE and LFE2-70E/SE Logic Signal Connections: 672 fpBGA (Cont.)**

LFE2-50E/SE					LFE2-70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
A7	PT35B	0		C	PT44B	0			C
B7	PT35A	0		T	PT44A	0			T
VCCIO	VCCIO0	0			VCCIO0	0			
F12	PT34B	0		C	PT43B	0			C
D10	PT34A	0		T	PT43A	0			T
H11	PT33B	0		C	PT42B	0			C
G11	PT33A	0		T	PT42A	0			T
GND	GNDIO0	-			GNDIO0	-			
A6	PT32B	0		C	PT41B	0			C
B6	PT32A	0		T	PT41A	0			T
D8	PT31B	0		C	PT40B	0			C
C8	PT31A	0		T	PT40A	0			T
VCCIO	VCCIO0	0			VCCIO0	0			
F11	PT30B	0		C	PT39B	0			C
E10	PT30A	0		T	PT39A	0			T
E9	PT29B	0		C	PT38B	0			C
D9	PT29A	0		T	PT38A	0			T
G10	PT28B	0		C	PT37B	0			C
GND	GNDIO0	-			GNDIO0	-			
H10	PT28A	0		T	PT37A	0			T
A5	PT27B	0		C	PT36B	0			C
B5	PT27A	0		T	PT36A	0			T
C7	PT26B	0		C	PT35B	0			C
VCCIO	VCCIO0	0			VCCIO0	0			
D7	PT26A	0		T	PT35A	0			T
E8	PT25B	0		C	PT34B	0			C
F10	PT25A	0		T	PT34A	0			T
F8	PT24B	0		C	PT33B	0			C
H9	PT24A	0		T	PT33A	0			T
C5	PT23B	0		C	PT32B	0			C
GND	GNDIO0	-			GNDIO0	-			
D5	PT23A	0		T	PT32A	0			T
B4	PT22B	0			PT31B	0			
VCCIO	VCCIO0	0			VCCIO0	0			
GND	GNDIO0	-			GNDIO0	-			
VCCIO	VCCIO0	0			VCCIO0	0			
GND	GNDIO0	-			GNDIO0	-			
VCCIO	VCCIO0	0			VCCIO0	0			
C4	PT10B	0		C	PT10B	0			C
GND	GNDIO0	-			GNDIO0	-			
C3	PT10A	0		T	PT10A	0			T
A4	PT9B	0		C	PT9B	0			C
A3	PT9A	0		T	PT9A	0			T
B3	PT8B	0		C	PT8B	0			C
VCCIO	VCCIO0	0			VCCIO0	0			
B2	PT8A	0		T	PT8A	0			T

**LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

LFE2-70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
W7	PL72B	6	LDQ71	C
W4	PL73A	6	LLM0_GDLLT_IN_A**/LDQ71	T (LVDS)*
W3	PL73B	6	LLM0_GDLLC_IN_A**/LDQ71	C (LVDS)*
W6	PL74A	6	LLM0_GDLLT_FB_A/ LDQ71	T
GND	GNDIO6	-		
W8	PL74B	6	LLM0_GDLLC_FB_D/ LDQ71	C
Y8	LLM0_PLLCAP	6		
Y1	PL76A	6	LLM0_GPLLTI_N_A**/LDQ80	T (LVDS)*
Y2	PL76B	6	LLM0_GPLLC_IN_A**/LDQ80	C (LVDS)*
Y5	PL77A	6	LLM0_GPLLTI_FB_A/ LDQ80	T
Y6	PL77B	6	LLM0_GPLLC_FB_A/ LDQ80	C
Y4	PL78A	6	LDQ80	T (LVDS)*
VCCIO	VCCIO6	6		
Y3	PL78B	6	LDQ80	C (LVDS)*
AA6	PL79A	6	LDQ80	T
AA8	PL79B	6	LDQ80	C
AA2	PL80A	6	LDQS80	T (LVDS)*
GND	GNDIO6	-		
AA1	PL80B	6	LDQ80	C (LVDS)*
AA7	PL81A	6	LDQ80	T
AA5	PL81B	6	LDQ80	C
VCCIO	VCCIO6	6		
AA4	PL82A	6	LDQ80	T (LVDS)*
AA3	PL82B	6	LDQ80	C (LVDS)*
AB7	PL83A	6	LDQ80	T
AB5	PL83B	6	LDQ80	C
GND	GNDIO6	-		
AB2	PL84A	6	LDQ88	T (LVDS)*
AB1	PL84B	6	LDQ88	C (LVDS)*
AB8	PL85A	6	LDQ88	T
AB6	PL85B	6	LDQ88	C
VCCIO	VCCIO6	6		
AB4	PL86A	6	LDQ88	T (LVDS)*
AB3	PL86B	6	LDQ88	C (LVDS)*
AC7	PL87A	6	LDQ88	T
AC5	PL87B	6	LDQ88	C
GND	GNDIO6	-		
AC2	PL88A	6	LDQS88	T (LVDS)*
AC1	PL88B	6	LDQ88	C (LVDS)*
AC6	PL89A	6	LDQ88	T
VCCIO	VCCIO6	6		
AD6	PL89B	6	LDQ88	C
AD1	PL90A	6	LDQ88	T (LVDS)*

**LFE2-70E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

LFE2-70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
D25	PT99A	1		T
J22	PT98B	1		C
J21	PT98A	1		T
VCCIO	VCCIO1	1		
B25	PT97B	1		C
A25	PT97A	1		T
E24	PT96B	1		C
F24	PT96A	1		T
GND	GNDIO1	-		
F23	PT95B	1		C
H22	PT95A	1		T
D24	PT94B	1		C
C24	PT94A	1		T
VCCIO	VCCIO1	1		
E23	PT93B	1		C
G23	PT93A	1		T
B24	PT92B	1		C
A24	PT92A	1		T
C27	PT91B	1		C
GND	GNDIO1	-		
D27	PT91A	1		T
C26	PT90B	1		C
D26	PT90A	1		T
A27	PT89B	1		C
VCCIO	VCCIO1	1		
B27	PT89A	1		T
A28	PT88B	1		C
B28	PT88A	1		T
A29	PT87B	1		C
B29	PT87A	1		T
GND	GNDIO1	-		
VCCIO	VCCIO1	1		
H21	PT80B	1		C
F22	PT80A	1		T
VCCIO	VCCIO1	1		
B23	PT79B	1		C
A23	PT79A	1		T
G24	PT78B	1		C
E22	PT78A	1		T
GND	GNDIO1	-		
D22	PT77B	1		C
C22	PT77A	1		T
G22	PT76B	1		C

**LFE2M20E/SE and LFE2M35E/SE Logic Signal Connections: 484 fpBGA (Cont.)**

LFE2M20E/SE					LFE2M35E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
AB6	PB17A	5	PCLKT5_0/BDQ15	T	PB35A	5	PCLKT5_0/BDQ33	T	
AB7	PB17B	5	PCLKC5_0/BDQ15	C	PB35B	5	PCLKC5_0/BDQ33	C	
VCCIO	VCCIO5	5			VCCIO5	5			
GNDIO	GNDIO5	-			GNDIO5	-			
AA8	PB22A	4	PCLKT4_0/BDQ24	T	PB40A	4	PCLKT4_0/BDQ42	T	
VCCIO	VCCIO4	4			VCCIO4	4			
AB8	PB22B	4	PCLKC4_0/BDQ24	C	PB40B	4	PCLKC4_0/BDQ42	C	
AA9	PB23A	4	VREF2_4/BDQ24	T	PB41A	4	VREF2_4/BDQ42	T	
Y9	PB23B	4	VREF1_4/BDQ24	C	PB41B	4	VREF1_4/BDQ42	C	
AB9	PB24A	4	BDQS24****	T	PB42A	4	BDQS42****	T	
GNDIO	GNDIO4	-			GNDIO4	-			
AB10	PB24B	4	BDQ24	C	PB42B	4	BDQ42	C	
AA10	PB25A	4	BDQ24	T	PB43A	4	BDQ42	T	
Y11	PB25B	4	BDQ24	C	PB43B	4	BDQ42	C	
VCCIO	VCCIO4	4			VCCIO4	4			
GNDIO	GNDIO4	-			GNDIO4	-			
V10	PB29A	4	BDQ33	T	PB47A	4	BDQ51	T	
U11	PB29B	4	BDQ33	C	PB47B	4	BDQ51	C	
V11	PB30A	4	BDQ33	T	PB48A	4	BDQ51	T	
W11	PB30B	4	BDQ33	C	PB48B	4	BDQ51	C	
AA11	PB31A	4	BDQ33	T	PB49A	4	BDQ51	T	
AB11	PB31B	4	BDQ33	C	PB49B	4	BDQ51	C	
VCCIO	VCCIO4	4			VCCIO4	4			
T11	PB32A	4	BDQ33	T	PB50A	4	BDQ51	T	
U12	PB32B	4	BDQ33	C	PB50B	4	BDQ51	C	
GNDIO	GNDIO4	-			GNDIO4	-			
AA12	PB33A	4	BDQS33	T	PB51A	4	BDQS51	T	
Y12	PB33B	4	BDQ33	C	PB51B	4	BDQ51	C	
V12	PB34A	4	BDQ33	T	PB52A	4	BDQ51	T	
W12	PB34B	4	BDQ33	C	PB52B	4	BDQ51	C	
AB12	PB35A	4	BDQ33	T	PB53A	4	BDQ51	T	
AA13	PB35B	4	BDQ33	C	PB53B	4	BDQ51	C	
VCCIO	VCCIO4	4			VCCIO4	4			
T12	PB36A	4	BDQ33	T	PB54A	4	BDQ51	T	
U13	PB36B	4	BDQ33	C	PB54B	4	BDQ51	C	
V13	PB37A	4	BDQ33	T	PB55A	4	BDQ51	T	
T13	PB37B	4	BDQ33	C	PB55B	4	BDQ51	C	
GNDIO	GNDIO4	-			GNDIO4	-			
AB13	PB38A	4	BDQ42	T	PB56A	4	BDQ60	T	
AB14	PB38B	4	BDQ42	C	PB56B	4	BDQ60	C	
U14	PB39A	4	BDQ42	T	PB57A	4	BDQ60	T	
T14	PB39B	4	BDQ42	C	PB57B	4	BDQ60	C	
AA14	PB40A	4	BDQ42	T	PB58A	4	BDQ60	T	
VCCIO	VCCIO4	4			VCCIO4	4			
Y14	PB40B	4	BDQ42	C	PB58B	4	BDQ60	C	
W14	PB41A	4	BDQ42	T	PB59A	4	BDQ60	T	
V14	PB41B	4	BDQ42	C	PB59B	4	BDQ60	C	
AB15	PB42A	4	BDQS42	T	PB60A	4	BDQS60	T	

**LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

LFE2M50E/SE					LFE2M70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
J16	PT51B	1		C	PT60B	1			C
G15	PT51A	1		T	PT60A	1			T
GNDIO	GNDIO1	-			GNDIO1	-			
C16	PT50B	1		C	PT59B	1			C
D16	PT50A	1		T	PT59A	1			T
J15	PT49B	1		C	PT58B	1			C
H15	PT49A	1		T	PT58A	1			T
VCCIO	VCCIO1	1			VCCIO1	1			
A15	PT48B	1	VREF2_1	C	PT57B	1	VREF2_1		C
B15	PT48A	1	VREF1_1	T	PT57A	1	VREF1_1		T
F15	PT47B	1	PCLKC1_0	C	PT56B	1	PCLKC1_0		C
E16	PT47A	1	PCLKT1_0	T	PT56A	1	PCLKT1_0		T
C15	PT46B	0	PCLKC0_0	C	PT55B	0	PCLKC0_0		C
GNDIO	GNDIO0	-			GNDIO0	-			
D15	PT46A	0	PCLKT0_0	T	PT55A	0	PCLKT0_0		T
C14	PT45B	0	VREF2_0	C	PT54B	0	VREF2_0		C
E15	PT45A	0	VREF1_0	T	PT54A	0	VREF1_0		T
G14	PT44B	0		C	PT53B	0			C
VCCIO	VCCIO0	0			VCCIO0	0			
J14	PT44A	0		T	PT53A	0			T
F14	PT43B	0		C	PT52B	0			C
H14	PT43A	0		T	PT52A	0			T
A14	PT42B	0		C	PT51B	0			C
B14	PT42A	0		T	PT51A	0			T
D13	PT41B	0		C	PT50B	0			C
GNDIO	GNDIO0	-			GNDIO0	-			
F13	PT41A	0		T	PT50A	0			T
G13	PT40B	0		C	PT49B	0			C
VCCIO	VCCIO0	0			VCCIO0	0			
J11	PT40A	0		T	PT49A	0			T
D4	PT38B	0		C	PT47B	0			C
D5	PT38A	0		T	PT47A	0			T
E5	PT37B	0		C	PT46B	0			C
F6	PT37A	0		T	PT46A	0			T
GNDIO	GNDIO0	-			GNDIO0	-			
VCCIO	VCCIO0	0			VCCIO0	0			
F7	PT34B	0		C	PT43B	0			C
D8	PT34A	0		T	PT43A	0			T
GNDIO	GNDIO0	-			GNDIO0	-			
J13	PT32B	0		C	PT41B	0			C
G11	PT32A	0		T	PT41A	0			T
H13	PT31B	0		C	PT40B	0			C
H12	PT31A	0		T	PT40A	0			T
VCCIO	VCCIO0	0			VCCIO0	0			
E8	PT30B	0		C	PT39B	0			C
D9	PT30A	0		T	PT39A	0			T
D12	PT28B	0		C	PT37B	0			C
GNDIO	GNDIO0	-			GNDIO0	-			

**LFE2M50E/SE and LFE2M70E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

LFE2M50E/SE					LFE2M70E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential	Ball/Pad Function	Bank	Dual Function	Differential	
AF17	GND	-			GND	-			
AF25	GND	-			GND	-			
AF6	GND	-			GND	-			
AJ10	GND	-			GND	-			
AJ21	GND	-			GND	-			
AJ27	GND	-			GND	-			
AJ4	GND	-			GND	-			
AK1	GND	-			GND	-			
AK13	GND	-			GND	-			
AK18	GND	-			GND	-			
AK24	GND	-			GND	-			
AK30	GND	-			GND	-			
AK7	GND	-			GND	-			
B10	GND	-			GND	-			
B21	GND	-			GND	-			
B27	GND	-			GND	-			
B4	GND	-			GND	-			
D25	GND	-			GND	-			
D6	GND	-			GND	-			
E14	GND	-			GND	-			
E17	GND	-			GND	-			
F22	GND	-			GND	-			
F27	GND	-			GND	-			
F4	GND	-			GND	-			
F9	GND	-			GND	-			
G12	GND	-			GND	-			
G19	GND	-			GND	-			
J24	GND	-			GND	-			
J7	GND	-			GND	-			
K14	GND	-			GND	-			
K15	GND	-			GND	-			
K16	GND	-			GND	-			
K17	GND	-			GND	-			
K27	GND	-			GND	-			
K4	GND	-			GND	-			
L14	GND	-			GND	-			
L15	GND	-			GND	-			
L16	GND	-			GND	-			
L17	GND	-			GND	-			
M23	GND	-			GND	-			
M8	GND	-			GND	-			
N14	GND	-			GND	-			
N15	GND	-			GND	-			
N16	GND	-			GND	-			
N17	GND	-			GND	-			
N27	GND	-			GND	-			
N4	GND	-			GND	-			
P11	GND	-			GND	-			

**LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

LFE2M100E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
J2	PL34B	7	LDQ32	C (LVDS)*
H1	PL35A	7	LDQ32	T
GNDIO	GNDIO7	-		
J1	PL35B	7	LDQ32	C
GNDIO	GNDIO7	-		
L5	PL41A	7	LDQ45	T (LVDS)*
L4	PL41B	7	LDQ45	C (LVDS)*
N9	PL42A	7	LDQ45	T
N7	PL42B	7	LDQ45	C
K2	PL43A	7	LDQ45	T (LVDS)*
K1	PL43B	7	LDQ45	C (LVDS)*
P9	PL44A	7	LDQ45	T
P7	PL44B	7	LDQ45	C
GNDIO	GNDIO7	-		
M6	PL45A	7	LDQS45	T (LVDS)*
M5	PL45B	7	LDQ45	C (LVDS)*
N5	PL46A	7	LDQ45	T
N6	PL46B	7	LDQ45	C
M4	PL47A	7	LDQ45	T (LVDS)*
M3	PL47B	7	LDQ45	C (LVDS)*
P6	PL48A	7	LDQ45	T
GNDIO	GNDIO7	-		
P8	PL48B	7	LDQ45	C
L3	PL50A	7	LUM3_SPLLTT_IN_A/LDQ54	T (LVDS)*
L2	PL50B	7	LUM3_SPLLC_IN_A/LDQ54	C (LVDS)*
P5	PL51A	7	LUM3_SPLLTT_FB_A/LDQ54	T
P4	PL51B	7	LUM3_SPLLC_FB_A/LDQ54	C
L1	PL52A	7	LDQ54	T (LVDS)*
M2	PL52B	7	LDQ54	C (LVDS)*
R5	PL53A	7	LDQ54	T
R4	PL53B	7	LDQ54	C
GNDIO	GNDIO7	-		
M1	PL54A	7	LDQS54	T (LVDS)*
N2	PL54B	7	LDQ54	C (LVDS)*
R8	PL55A	7	LDQ54	T
T9	PL55B	7	LDQ54	C
P3	PL56A	7	LDQ54	T (LVDS)*
P2	PL56B	7	LDQ54	C (LVDS)*
N1	PL57A	7	PCLKT7_0/LDQ54	T
GNDIO	GNDIO7	-		
P1	PL57B	7	PCLKC7_0/LDQ54	C
T5	PL59A	6	PCLKT6_0/LDQ63	T (LVDS)*
T4	PL59B	6	PCLKC6_0/LDQ63	C (LVDS)*

**LFE2M100E/SE Logic Signal Connections: 900 fpBGA (Cont.)**

LFE2M100E/SE				
Ball Number	Ball/Pad Function	Bank	Dual Function	Differential
M10	VCCIO7	7		
M7	VCCIO7	7		
N10	VCCIO7	7		
N3	VCCIO7	7		
P10	VCCIO7	7		
R6	VCCIO7	7		
AA25	VCCIO8	8		
AD28	VCCIO8	8		
AA10	VCCAUX	-		
AA11	VCCAUX	-		
AA20	VCCAUX	-		
AA21	VCCAUX	-		
K10	VCCAUX	-		
K11	VCCAUX	-		
K20	VCCAUX	-		
K21	VCCAUX	-		
L10	VCCAUX	-		
L11	VCCAUX	-		
L20	VCCAUX	-		
L21	VCCAUX	-		
Y10	VCCAUX	-		
Y11	VCCAUX	-		
Y20	VCCAUX	-		
Y21	VCCAUX	-		
A1	GND	-		
A13	GND	-		
A18	GND	-		
A24	GND	-		
A30	GND	-		
A7	GND	-		
AA14	GND	-		
AA15	GND	-		
AA16	GND	-		
AA17	GND	-		
AA24	GND	-		
AA27	GND	-		
AA4	GND	-		
AB24	GND	-		
AB7	GND	-		
AD12	GND	-		
AD19	GND	-		
AD27	GND	-		
AE22	GND	-		