



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 128 x 8 |
| RAM Size | 224 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | · |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f627-04i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

FIGURE 3-2: DATA MEMORY MAP OF THE PIC16F627 AND PIC16F628

| Indirect addr.(1) | 00h | Indirect addr. ⁽¹⁾ | 80h | Indirect addr. ⁽¹⁾ | 100h | Indirect addr. ⁽¹⁾ | 18 |
|-------------------|-----|-------------------------------|-----|-------------------------------|------|-------------------------------|----|
| TMR0 | 01h | OPTION | 81h | TMR0 | 101h | OPTION | 1 |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 1 |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 1 |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 1 |
| PORTA | 05h | TRISA | 85h | | 105h | | 1 |
| PORTB | 06h | TRISB | 86h | PORTB | 106h | TRISB | 1 |
| | 07h | | 87h | | 107h | | 1 |
| | 08h | | 88h | | 108h | | 1 |
| | 09h | | 89h | | 109h | | 1 |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 1 |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 1 |
| PIR1 | 0Ch | PIE1 | 8Ch | | 10Ch | | 1 |
| | 0Dh | | 8Dh | | 10Dh | | 1 |
| TMR1L | 0Eh | PCON | 8Eh | | 10Eh | | 1 |
| TMR1H | 0Fh | | 8Fh | | 10Fh | | 1 |
| T1CON | 10h | | 90h | | | | 1 |
| TMR2 | 11h | | 91h | | | | |
| T2CON | 12h | PR2 | 92h | | | | |
| | 13h | | 93h | | | | |
| | 14h | | 94h | | | | |
| CCPR1L | 15h | | 95h | | | | |
| CCPR1H | 16h | | 96h | | | | |
| CCP1CON | 17h | | 97h | | | | |
| RCSTA | 18h | TXSTA | 98h | | | | |
| TXREG | 19h | SPBRG | 99h | | | | |
| RCREG | 1Ah | EEDATA | 9Ah | | | | |
| | 1Bh | EEADR | 9Bh | | | | |
| | 1Ch | EECON1 | 9Ch | | | | |
| | 1Dh | EECON2 ⁽¹⁾ | 9Dh | | | | |
| | 1Eh | | 9Eh | | | | |
| CMCON | 1Fh | VRCON | 9Fh | | 11Fh | | |
| | 20h | | A0h | General | 120h | | |
| General | | General | | Register | | | |
| Purpose | | Purpose | | 48 Bytes | 14Fh | | |
| Register | | 80 Bytes | | | 150h | | |
| 80 Bytes | | | | | | | |
| | 6Fh | | EFh | | 16Fh | | 11 |
| | 70h | 2002000 | F0h | accesses | 170h | accesses | 1 |
| 16 Bytes | | 70h-7Fh | | 70h-7Fh | | 70h - 7Fh | |
| | 7Fh | | FFh | | 17Fh | | 1 |
| Bank 0 | | Bank 1 | | Bank 2 | | Bank 3 | |
| _ | | | | | | | |

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset ⁽¹⁾ | Details on Page |
|---------|--------|---|-----------------|-------------|---------------|--------------|---------------|------------|--------|---|--------------------|
| Bank 1 | | | | | | | | | | | |
| 80h | INDF | Addressin register) | g this locatior | nysical | XXXX XXXX | 25 | | | | | |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 20 |
| 82h | PCL | Program (| Counter's (PC |) Least Sig | nificant Byte | e | | | • | 0000 0000 | 25 |
| 83h | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 19 |
| 84h | FSR | Indirect da | ata memory a | ddress poir | nter | | | 1 | • | XXXX XXXX | 25 |
| 85h | TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111 | 29 |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 34 |
| 87h | _ | Unimplem | ented | | | | | | | — | — |
| 88h | — | Unimplem | ented | | | | | | | — | _ |
| 89h | — | Unimplem | ented | | | | | | | — | _ |
| 8Ah | PCLATH | | _ | | Write buffe | er for upper | 5 bits of pro | ogram coun | ter | 0 0000 | 25 |
| 8Bh | INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 21 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | — | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 22 |
| 8Dh | — | Unimplem | ented | | | | | | • | _ | _ |
| 8Eh | PCON | _ | _ | _ | _ | OSCF | _ | POR | BOD | 1-0x | 24 |
| 8Fh | — | Unimplem | ented | | | | | | | — | — |
| 90h | _ | Unimplem | ented | | | | | | | — | _ |
| 91h | — | Unimplem | ented | | | | | | | — | — |
| 92h | PR2 | Timer2 Pe | riod Register | | | | | | | 1111 1111 | 50 |
| 93h | — | Unimplem | ented | | | | | | | — | — |
| 94h | — | Unimplem | ented | | | | | | | — | — |
| 95h | — | Unimplem | ented | | | | | | | — | — |
| 96h | — | Unimplem | ented | | | | | | | _ | — |
| 97h | — | Unimplem | ented | | | - | | | | _ | — |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | — | BRGH | TRMT | TX9D | 0000 -010 | 69 |
| 99h | SPBRG | Baud Rate | e Generator F | Register | | | | | | 0000 0000 | 69 |
| 9Ah | EEDATA | EEPROM data register | | | | | | | | xxxx xxxx | 87 |
| 9Bh | EEADR | — | EEPROM a | ddress regi | ster | - | | | | xxxx xxxx | 87 |
| 9Ch | EECON1 | — | — | _ | — | WRERR | WREN | WR | RD | x000 | 87 |
| 9Dh | EECON2 | EEPROM control register 2 (not a physical register) | | | | | | | | | 87 |
| 9Eh | _ | Unimplem | ented | | | | | | | — | — |
| 9Fh | VRCON | VREN | VROE | VRR | - | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 59 |

|--|

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: For the Initialization Condition for Registers Tables, refer to Table 14-7 and Table 14-8 on page 98.

3.2.2.4 PIE1 Register

This register contains interrupt enable bits.

| | | •••••• | | e en, | | | | | | | | |
|-------|--|---|-------------------------------|--------------------------------|----------------|-----------|----------------|--------|--|--|--|--|
| | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
| | EEIE | CMIE | RCIE | TXIE | | CCP1IE | TMR2IE | TMR1IE | | | | |
| | bit 7 | | | 4 | | 1 | · · · | bit 0 | | | | |
| | | | | | | | | | | | | |
| bit 7 | EEIE: EE Write Complete Interrupt Enable Bit | | | | | | | | | | | |
| | 1 = Enables 0 = Disable | 1 = Enables the EE write complete interrupt 0 = Disables the EE write complete interrupt | | | | | | | | | | |
| bit 6 | CMIE: Com | parator Inte | errupt Enab | le bit | | | | | | | | |
| | 1 = Enables 0 = Disable | s the compa s the comp | arator interr arator inter | upt rupt | | | | | | | | |
| bit 5 | RCIE: USA | RT Receive | e Interrupt E | Enable bit | | | | | | | | |
| | 1 = Enable: 0 = Disable | s the USAR s the USAF | T receive ir T receive i | nterrupt interrupt | | | | | | | | |
| bit 4 | TXIE: USA | RT Transmi | it Interrupt F | Enable bit | | | | | | | | |
| | 1 = Enables 0 = Disable | s the USAR s the USAF | :T transmit i RT transmit | interrupt interrupt | | | | | | | | |
| bit 3 | Unimplem | ented: Rea | d as '0' | | | | | | | | | |
| bit 2 | CCP1IE: C | CP1 Interru | ipt Enable b | oit | | | | | | | | |
| | 1 = Enable: 0 = Disable | s the CCP1 | interrupt 1 interrupt | | | | | | | | | |
| bit 1 | TMR2IE: T | MR2 to PR2 | 2 Match Inte | errupt Enabl | e bit | | | | | | | |
| | 1 = Enables 0 = Disable | s the TMR2 s the TMR2 | to PR2 ma 2 to PR2 ma | tch interrupt atch interrup | : it | | | | | | | |
| bit 0 | TMR1IE: T | MR1 Overfl | ow Interrup | t Enable bit | | | | | | | | |
| | 1 = Enables | s the TMR1 | overflow ir | nterrupt | | | | | | | | |
| | 0 = Disable | s the TMR | l overflow in | nterrupt | | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | ble bit | VV = V | Nritable bit | U = Unimpl | emented b | it, read as '(|)' | | | | |
| | -n = Value a | at POR | '1' = E | 3it is set | '0' = Bit is c | leared | x = Bit is ur | nknown | | | | |

REGISTER 3-4: PIE1 REGISTER (ADDRESS: 8Ch)





7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- · As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 11.0). Register 7-1 shows the Timer1 Control register.

For the PIC16F627 and PIC16F628, when the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/T1OSI and RB6/T1OSO/T1CKI pins become inputs. That is, the TRISB<7:6> value is ignored.

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|---------------------|---|---|--|--|--|---|--|
| | | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Unimplem | ented: Rea | d as '0' | | | | | |
| T1CKPS1: | T1CKPS0: | Timer1 Inpu | t Clock Pres | cale Select bits | ; | | |
| 11 = 1:8 P I | rescale valu | е | | | | | |
| 10 = 1:4 Pi | rescale valu | е | | | | | |
| 01 = 1:2 Pi | rescale valu | e | | | | | |
| | | e - 111 - 4 - 11 - 5 11 | | | | | |
| 110SCEN | : Timer1 Os | cillator Enat | ble Control bi | t | | | |
| 1 = Oscillation | tor is enable | ed ff(1) | | | | | |
| | lor is situl o | nnol Clock Ir | nut Synahra | nization Contr | al bit | | |
| TMD100 - | | | iput Synchio | | | | |
| 1 = Do not | <u>·</u> ⊥ svnchronize | external cl | ock input | | | | |
| 0 = Synchr | onize exterr | hal clock inp | ut | | | | |
| TMRICS = | 0 | • | | | | | |
| This bit is ig | gnored. Tim | er1 uses the | e internal clo | ck when TMR1 | CS = 0. | | |
| TMR1CS: | Timer1 Cloc | k Source Se | elect bit | | | | |
| 1 = Externa | al clock from | n pin RB6/T | 10SO/T1CK | (on the rising | edge) | | |
| 0 = Interna | I clock (Fos | c/4) | | | | | |
| TMR10N: | Timer1 On b | oit | | | | | |
| 1 = Disable | es Timer1 | | | | | | |
| 0 = Stops 7 | limer1 | | | | | | |
| Note 1: T | he oscillato | r inverter ar | id feedback i | esistor are turi | ned off to e | liminate po | wer drain. |
| Legend: | | | | | | | |
| R = Reada | able bit | VV = V | Vritable bit | U = Unimpl | emented b | it, read as ' | 0' |
| -n = Value | at POR | '1' = E | Bit is set | '0' = Bit is c | leared | x = Bit is u | nknown |
| | U-0 bit 7 Unimplem T1CKPS1: 11 = 1:8 Pf 10 = 1:4 Pf 01 = 1:2 Pf 00 = 1:1 Pf T1OSCEN 1 = Oscilla 0 = Oscilla 0 = Oscilla T1SYNC: 1 TMR1CS = 1 = Do not 0 = Synchr TMR1CS = 1 = Externa 0 = Interna | U-0 U-0 bit 7 Unimplemented: Rea T1CKPS1:T1CKPS0: 11 = 1:8 Prescale valu 10 = 1:4 Prescale valu 10 = 1:4 Prescale valu 00 = 1:1 Prescale valu 00 = 1:1 Prescale valu 00 = 1:1 Prescale valu 00 = 1:1 Prescale valu T1OSCEN: Timer1 Os 1 = Oscillator is enable 0 = Oscillator is enable 0 = Oscillator is shut or T1SYNC: Timer1 Os 1 = Do not synchronize 0 = Synchronize extern TMR1CS = 0 This bit is ignored. Tim TMR1CS: Timer1 Cloc 1 = External clock from 0 = Internal clock (Fos TMR1ON: Timer1 On th 1 = Disables Timer1 0 = Stops Timer1 Note 1: The oscillato Legend: R = Readable bit -n = Value at POR | U-0U-0R/W-0T1CKPS1bit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Inpu11 = 1:8 Prescale value10 = 1:4 Prescale value01 = 1:2 Prescale value00 = 1:1 Prescale value00 = 1:1 Prescale valueT1OSCEN: Timer1 Oscillator Enabled0 = Oscillator is enabled0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 Oscillator Enabled0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 External Clock InTMR1CS = 11 = Do not synchronize external clock inpTMR1CS = 0This bit is ignored. Timer1 uses theTMR1CS: Timer1 Clock Source Set1 = External clock (FOSC/4)TMR1ON: Timer1 On bit1 = Disables Timer10 = Stops Timer10 = Stops Timer1Note 1: The oscillator inverter andLegend:R = Readable bitW = V-n = Value at POR'1' = E | U-0U-0R/W-0R/W-0-T1CKPS1T1CKPS0bit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Input Clock Prese11 = 1:8 Prescale value10 = 1:4 Prescale value01 = 1:2 Prescale value00 = 1:1 Prescale valueT1OSCEN: Timer1 Oscillator Enable Control bit1 = Oscillator is enabled0 = Oscillator is enabled0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 External Clock Input SynchroTMR1CS = 11 = Do not synchronize external clock input0 = Synchronize external clock inputTMR1CS = 0This bit is ignored. Timer1 uses the internal clockTMR1CS: Timer1 Clock Source Select bit1 = External clock from pin RB6/T1OSO/T1CKI0 = Internal clock (FOSC/4)TMR1ON: Timer1 On bit1 = Disables Timer10 = Stops Timer1Note 1: The oscillator inverter and feedback representationLegend:R = Readable bitM = Writable bit-n = Value at POR'1' = Bit is set | U-0U-0R/W-0R/W-0R/W-0T1CKPS1T1CKPS0T1OSCENbit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits11 External Input Clock Prescale Select bits11 External Value00 = 1:1 Prescale value01 = 0 scillator is enabled0 = 0 scillator is enabled0 = 0 scillator is enabled0 = 0 scillator is shut off ⁽¹⁾ TTSYNC: Timer1 External Clock Input Synchronization ControlTMR1CS = 11 = Do not synchronize external clock input0 synchronize external clock input0 Synchronize external clock inputTMR1CS = 0This bit is ignored. Timer1 uses the internal clock when TMR1TMR1CS: Timer1 Clock Source Select bit1 = External clock from pin RB6/T1OSO/T1CKI (on the rising 0 = Internal clock (FOSC/4)TMR1ON: Timer1 On bit1 = Disables Timer10 = Stops Timer1Note 1: The oscillator inverter and feedback resistor are turn Legend: R = Readable bitW = Writable bitU = Unimple -n = Value at POR'1' = Bit is set'0' = Bit is c | U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 = 1:4 Prescale value 0 = 1:4 Prescale value 0 = 1:1 Prescale value 0 = 0 Scillator is enabled 0 = 0 Scillator is enabled 0 = 0 Scillator is enabled 0 = 0 Sillator is shut off ⁽¹⁾ TISPNC: Timer1 External Clock Input Synchronization Control bit TMRICS = 1 1 = Do not synchronize external clock input 0 = Synchronize external clock input TIMET1 Clock Source Select bit 1 = External clock from pin RB6/T10SO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) TMRION: Timer1 On bit 1 = Disables Timer1 < | U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS bit 7 Unimplemented: Read as '0' T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 10 = 1:4 Prescale value 00 = 1:1 Prescale value 00 = 1:1 Prescale value 11 = 0 scillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is enabled 0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 External Clock Input Synchronization Control bit IMR1CS = 0 This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. TMR1CS = imer1 Clock Source Select bit 1 = External clock from pin RB6/T10S0/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) TMR1ON: Timer1 On bit 1 = Disables Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Writable bit U = Unimplemented bit, read as 'u - n = Value at POR< |

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS: 10h)

7.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect since the internal clock is always in sync.

7.2 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on pin RB7/T1OSI when bit T1OSCEN is set or pin RB6/T1OSO/T1CKI when bit T1OSCEN is cleared.

If TISYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple-counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.

7.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in Synchronized Counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.

When the prescaler is 1:1, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the appropriate electrical specifications, parameters 45, 46, and 47.

When a prescaler other than 1:1 is used, the external clock input is divided by the asynchronous ripplecounter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of 10 ns). Refer to the appropriate electrical specifications, parameters 40, 42, 45, 46, and 47.



FIGURE 7-1: TIMER1 BLOCK DIAGRAM

© 2003 Microchip Technology Inc.

9.6 Comparator Interrupts

The Comparator Interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the Comparator Interrupt Flag. The CMIF bit must be RESET by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

| Note: | lf | а | change | in | the | CMCON | register | | | |
|-------|--|-----|------------|-----|-------|------------|----------|--|--|--|
| | (C | 10 | UT or C2 | OU | T) sh | ould occur | when a | | | |
| | read operation is being executed (start of | | | | | | | | | |
| | the Q2 cycle), then the CMIF (PIR1<6>) | | | | | | | | | |
| | int | err | upt flag m | nay | not g | et set. | | | | |

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any write or read of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

9.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from SLEEP mode when enabled. While the comparator is powered-up, higher SLEEP currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes-up from SLEEP, the contents of the CMCON register are not affected.

9.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state. This forces the Comparator module to be in the comparator RESET mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered-down during the RESET interval.

9.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 9-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A source impedance of maximum 10 kΩ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 9-4: ANALOG INPUT MODE



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|-----------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-----------------|---------------------------------|
| 1Fh | CMCON | C2OUT | C10UT | C2INV | C1NV | CIS | CM2 | CM1 | CM0 | 0000 0000 | 0000 0000 |
| 0Bh/8Bh/ 10Bh/18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | _ | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 85h | TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111 | 1111 1111 |

Legend: x = Unknown, u = Unchanged, - = Unimplemented, read as '0'

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

| TABLE 12-7: | REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION |
|-------------|---|
|-------------|---|

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS |
|---------|------------------------------------|----------|----------|---------|-------|-------|--------|--------|--------|-----------------|---------------------------------|
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | | CCP1IF | TMR2IF | TMR1IF | 0000 -00 | 0000 -000 |
| 18h | RCSTA | SPEN | RX9 | SREN | CREN | ADEN | FERR | OERR | RX9D | 0000 -00: | x 0000 -00x |
| 1Ah | RCREG | USART Re | ceive Re | egister | | | | | | 0000 000 | 0000 0000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -00 | 0000-0000 |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | - | BRGH | TRMT | TX9D | 0000 -01 | 0 0000 -010 |
| 99h | SPBRG Baud Rate Generator Register | | | | | | | | | 0000 000 | 0000 0000 |

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

13.3 READING THE EEPROM DATA MEMORY

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>). The data is available, in the very next cycle, in the EEDATA register; therefore it can be read in the next instruction. EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 13-1: DATA EEPROM READ

| BSF | STATUS, | RP0 | ; | Bank 1 |
|-------|----------|-----|---|-----------------|
| MOVLW | CONFIG_A | DDR | ; | |
| MOVWF | EEADR | | ; | Address to read |
| BSF | EECON1, | RD | ; | EE Read |
| MOVF | EEDATA, | W | ; | W = EEDATA |
| BCF | STATUS, | RP0 | ; | Bank 0 |

13.4 WRITING TO THE EEPROM DATA MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then the user must follow a specific sequence to initiate the write for each byte.

EXAMPLE 13-2: DATA EEPROM WRITE

| Required Sequence | BSF BSF MOVLW MOVWF MOVLW MOVWF BSF | STATUS, RP0 EECON1, WREN INTCON, GIE 55h EECON2 AAh EECCN2 EECON1,WR | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; | Bank 1 Enable write Disable INTs. Write 55h Write AAh Set WR bit begin write |
|----------------------|---|---|---|--|
| | BSF | INTCON, GIE | ; | Enable INTs. |

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will cause the data not to be written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit in the PIR1 registers must be cleared by software.

13.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the Data EEPROM should be verified (Example 13-3) to the desired value to be written. This should be used in applications where an EEPROM bit will be stressed near the specification limit.

EXAMPLE 13-3: WRITE VERIFY

```
BSF
         STATUS, RP0 ; Bank 1
   MOVF
         EEDATA, W
   BSF
         EECON1, RD
                      ; Read the
                      ; value written
; Is the value written (in W reg) and
; read (in EEDATA) the same?
   SUBWF EEDATA, W
   BCF STATUS, RPO ; Bank0
   BTFSS STATUS, Z
                      ; Is difference 0?
   GOTO WRITE ERR
                      ; NO, Write error
                      ; YES, Good write
   :
                      ; Continue program
   .
```

13.6 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence, and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

13.7 DATA EEPROM OPERATION DURING CODE PROTECT

When the device is code protected, the CPU is able to read and write unscrambled data to the Data EEPROM.

14.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16F62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving Operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. RESET
- 3. Power-on Reset (POR)
- 4. Power-up Timer (PWRT)
- 5. Oscillator Start-Up Timer (OST)
- 6. Brown-out Reset (BOD)
- 7. Interrupts
- 8. Watchdog Timer (WDT)
- 9. SLEEP
- 10. Code protection
- 11. ID Locations
- 12. In-circuit Serial Programming

The PIC16F62X has a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a Brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The ER oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

14.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special configuration memory space (2000h – 3FFFh), which can be accessed only during programming. See Programming Specification.





FIGURE 14-9: TIMEOUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 14-10: TIMEOUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



© 2003 Microchip Technology Inc.

FIGURE 14-16: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 14-10: SUMMARY OF WATCHDOG TIMER REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset | Value on all other RESETS |
|---------|-----------------|-------|--------|-------|-------|-------|-------|-------|-------|-----------------------|---------------------------------|
| 2007h | Config. bits | LVP | BODEN | MCLRE | FOSC2 | PWRTE | WDTE | FOSC1 | FOSC0 | uuuu uuuu | uuuu uuuu |
| 81h | OPTION | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: -= Unimplemented location, read as "0", + = Reserved for future use

Note 1: Shaded cells are not used by the Watchdog Timer.

14.9 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators, and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

| Note: | It should be noted that a RESET generated | | | | | | |
|-------|---|--|--|--|--|--|--|
| | by a WDT timeout does not drive MCLR | | | | | | |
| | pin low. | | | | | | |

PIC16F62X

| BCF | Bit Cle | ar f | | | | BTFSC | Bit Tes | t f, Skip il | Clear | | | |
|------------------|---|--------------------|---------------|-------|---|--------------------------------|---|----------------------------|---------------|--------------------|--|--|
| Syntax: | [<i>label</i>]BCF f,b | | | | | Syntax: | [label] | [<i>label</i>] BTFSC f,b | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | | | Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | | | |
| Operation: | $0 \rightarrow (f \le b >)$ | | | | | Operation: | skip if (f) = 0 | | | | | |
| Status Affected: | None | | | | | Status Affected: | None | | | | | |
| Encoding: | 01 | 00bb | bfff | ffff |] | Encoding: | 01 | 10bb | bfff | ffff | | |
| Description: | Bit 'b' ir | register | r 'f' is clea | ared. | - | Description: | If bit 'b' | in register | 'f' is '0' th | nen the | | |
| Words: | 1 | | | | | | next ins | struction is | skipped. | | | |
| Cycles: | 1 | | | | | instruction fetched during the | | | | | | |
| Example | BCF | REG1, | 7 | | | | current | instruction | n executio | on is | | |
| | Before F | Instructio REG1 | on = 0xC7 | | | | discarded, and a NOP is e instead, making this a tw instruction | | | xecuted o-cycle | | |
| | After In | struction | ι = 0x47 | | | Words: | 1 | | | | | |
| | • | | 0, TT | | | Cycles: | 1 ⁽²⁾ | | | | | |
| 505 | D '' O (| | | | | Example | HERE | BTFSC | REG1 | | | |
| BSF | Bit Set | t | | | | | FALSE | GOTO | PROCES | S_CODE | | |
| Syntax: | [label] | BSF f | ,b | | | | IKUE | • | | | | |
| Operands: | $0 \le f \le f$ | 127 | | | | | | • | | | | |
| Onenetien | U ≤ D ≤ | 1 | | | | | Before | Instruction | | | | |
| Operation: | $I \rightarrow (I^{<})$ | 0>) | | | | | After Instruction | | | ΚE | | |
| | None | | | 1 | 1 | | if | REG<1> | = 0, | | | |
| Encoding: | 01 | 01bb | bfff | ffff |] | | F | PC = add | Iress TR | UE | | |
| Description: | Bit 'b' ir | ı register | r 'f' is set. | | | | | if REG<1>=1, | | | | |
| Words: | 1 | | | | | | Г | | 11033 FA. | LOL | | |
| Cycles: | 1 | | | | | | | | | | | |

Example

BSF

REG1, 7

REG1 = 0x0A

REG1 = 0x8A

Before Instruction

After Instruction

PIC16F62X

| XORLW | Exclusive OR Literal with W | XORWF | Exclusive OR W with f | | | | |
|---------------------|--|-------------------|--|--|--|--|--|
| Syntax: | [<i>label</i>] XORLW k | Syntax: | [<i>label</i>] XORWF f,d | | | | |
| Operands: | $0 \leq k \leq 255$ | Operands: | $0 \le f \le 127$ | | | | |
| Operation: | (W) .XOR. $k \rightarrow (W)$ | a <i>i</i> | $\mathbf{d} \in [0,1]$ | | | | |
| Status Affected: | Z | Operation: | (W) .XOR. (f) \rightarrow (dest) | | | | |
| Encoding: | 11 1010 kkkk kkkk | Status Affected: | Z | | | | |
| Description: | The contents of the W register | Encoding: | 00 0110 dfff ffff | | | | |
| | are XOR'ed with the eight bit literal 'k'. The result is placed in the W register. | Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W | | | | |
| Words: | 1 | | register. If 'd' is 1 the result is stored back in register 'f'. 1 1 XORWF REG1, 1 Before Instruction | | | | |
| Cycles: Example: | 1 XORLW 0xAF | Words: Cycles: | | | | | |
| | Before Instruction W = 0xB5 | Example | | | | | |
| | After Instruction W = 0x1A | | REG1 = 0xAF $W = 0xB5$ | | | | |
| | | | After Instruction | | | | |
| | | | REG1 = 0x1A W = 0xB5 | | | | |

16.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

16.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

16.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contains source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- · Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

16.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

16.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

16.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

16.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

16.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.





| Param No. | Sym | Characteristic | | Min | Тур† | Max | Units |
|--------------|----------|--|---------|-------------|------|------|-------|
| 10* | TosH2ckL | OSC1↑ to CLKOUT↓ | 16F62X | — | 75 | 200 | ns |
| 10A* | | | 16LF62X | — | _ | 400 | ns |
| 11* | TosH2ckH | OSC1 [↑] to CLKOUT [↑] | 16F62X | — | 75 | 200 | ns |
| 11A* | | | 16LF62X | — | — | 400 | ns |
| 12* | TckR | CLKOUT rise time | 16F62X | — | 35 | 100 | ns |
| 12A* | | | 16LF62X | — | _ | 200 | ns |
| 13* | TckF | CLKOUT fall time | 16F62X | — | 35 | 100 | ns |
| 13A* | | | 16LF62X | — | | 200 | ns |
| 14* | TckL2ioV | CLKOUT \downarrow to Port out valid | | — | _ | 20 | ns |
| 15* | TioV2ckH | Port in valid before | 16F62X | Tosc+200 ns | _ | — | ns |
| | | CLKOUT ↑ | 16LF62X | Tosc=400 ns | _ | — | ns |
| 16* | TckH2iol | Port in hold after CLKOUT ↑ | | 0 | _ | — | ns |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to | 16F62X | — | 50 | 150* | ns |
| | | Port out valid | 16LF62X | — | _ | 300 | ns |
| 18* | TosH2iol | OSC1 [↑] (Q2 cycle) to Port input invalic (I/O in hold time) | İ | 100 200 | _ | — | ns |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

| MOVLW | |
|--------------------------|-----|
| MOVWF | 116 |
| NOP | |
| OPTION | |
| RETFIE | 116 |
| RETLW | |
| RETURN | |
| RLF | |
| RRF | |
| SLEEP | |
| SUBLW | |
| SUBWF | |
| SWAPF | |
| TRIS | 119 |
| XORLW | 120 |
| XORWF | 120 |
| Instruction Set Summary | |
| INT Interrupt | 102 |
| INTCON Register | 21 |
| Interrupt Sources | |
| Capture Complete (CCP) | 62 |
| Compare Complete (CCP) | 63 |
| TMR2 to PR2 Match (PWM) | 64 |
| Interrupts | 101 |
| Interrupts, Enable Bits | |
| CCP1 Enable (CCP1IE Bit) | 62 |
| Interrupts, Flag Bits | |
| CCP1 Flag (CCP1IF Bit) | 62 |
| IORLW Instruction | 115 |
| IORWF Instruction | |

Μ

| Memory Organization | |
|---|----------|
| Data EEPROM Memory | |
| MOVF Instruction | 115 |
| MOVLW Instruction | 115 |
| MOVWF Instruction | 116 |
| MPLAB C17 and MPLAB C18 C Compilers | 122 |
| MPLAB ICD In-Circuit Debugger | 123 |
| MPLAB ICE High Performance Universal In-Circuit | Emulator |
| with MPLAB IDE | 123 |
| MPLAB Integrated Development Environment Softw | vare 121 |
| MPLINK Object Linker/MPLIB Object Librarian | 122 |
| | |

Ν

0

| OPTION Instruction | |
|---------------------------------|--|
| OPTION Register | |
| Oscillator Configurations | |
| Oscillator Start-up Timer (OST) | |
| Output of TMR2 | |

Ρ

| 157 |
|-------|
| 157 |
| 25 |
| 24 |
| 24 |
| 124 |
| 124 |
| 124 |
| r 123 |
| 22 |
| |

| Pin Functions | |
|---|-------|
| RC6/TX/CK | 67–84 |
| RC7/RX/DT | 67–84 |
| PIR1 | |
| PIR1 Register | 23 |
| Port RB Interrupt | 102 |
| PORTA | 29 |
| PORTB | 34 |
| Power Control/Status Register (PCON) | |
| Power-Down Mode (SLEEP) | 104 |
| Power-On Reset (POR) | |
| Power-up Timer (PWRT) | |
| PR2 Register | 50 |
| Prescaler | 44 |
| Prescaler, Capture | 62 |
| Prescaler, Timer2 | 65 |
| PRO MATE II Universal Device Programmer | 123 |
| Program Memory Organization | 13 |
| PROTECTION | 89 |
| PWM (CCP Module) | 64 |
| Block Diagram | 64 |
| CCPR1H:CCPR1L Registers | 64 |
| Duty Cycle | 65 |
| Example Frequencies/Resolutions | 65 |
| Output Diagram | 64 |
| Period | 64 |
| Set-Up for PWM Operation | 65 |
| TMR2 to PR2 Match | 64 |
| | |

Q

| Q-Clock | 65 |
|---|----|
| Quick-Turnaround-Production (QTP) Devices | 5 |

R

| RC Oscillator | |
|--------------------|-----|
| Registers | |
| Maps | |
| PIC16C76 | |
| PIC16C77 | 14 |
| Reset | |
| RETFIE Instruction | 116 |
| RETLW Instruction | 117 |
| RETURN Instruction | 117 |
| RLF Instruction | 117 |
| RRF Instruction | 118 |

s

| Serial Communication Interface (SCI) Module, See I | JSART |
|--|---------|
| Serialized Quick-Turnaround-Production (SQTP) De | vices 5 |
| SLEEP Instruction | 118 |
| Software Simulator (MPLAB SIM) | 122 |
| Special | 95 |
| Special Event Trigger. See Compare | |
| Special Features of the CPU | |
| Special Function Registers | |
| Stack | 25 |
| Status Register | 19 |
| SUBLW Instruction | 118 |
| SUBWF Instruction | 119 |
| SWAPF Instruction | 119 |

т

| T1CKPS0 bit | |
|-------------|----|
| T1CKPS1 bit | |
| T1OSCEN bit | 46 |