



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 128 x 8 |
| RAM Size | 224 x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 18-DIP (0.300", 7.62mm) |
| Supplier Device Package | 18-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f627-20-p |

PIC16F62X

FIGURE 2-1: BLOCK DIAGRAM




TABLE 2-1: PIC16F62X PINOUT DESCRIPTION

| Name | Function | Input Type | Output Type | Description |
|-----------------|----------|------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RA0/AN0 | RA0 | ST | CMOS | Bi-directional I/O port |
| | AN0 | AN | — | Analog comparator input |
| RA1/AN1 | RA1 | ST | CMOS | Bi-directional I/O port |
| | AN1 | AN | — | Analog comparator input |
| RA2/AN2/VREF | RA2 | ST | CMOS | Bi-directional I/O port |
| | AN2 | AN | — | Analog comparator input |
| | VREF | — | AN | VREF output |
| RA3/AN3/CMP1 | RA3 | ST | CMOS | Bi-directional I/O port |
| | AN3 | AN | — | Analog comparator input |
| | CMP1 | — | CMOS | Comparator 1 output |
| RA4/T0CKI/CMP2 | RA4 | ST | OD | Bi-directional I/O port |
| | T0CKI | ST | — | Timer0 clock input |
| | CMP2 | — | OD | Comparator 2 output |
| RA5/MCLR/VPP | RA5 | ST | — | Input port |
| | MCLR | ST | — | Master clear |
| | VPP | — | — | Programming voltage input. When configured as MCLR, this pin is an active low RESET to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation. |
| RA6/OSC2/CLKOUT | RA6 | ST | CMOS | Bi-directional I/O port |
| | OSC2 | XTAL | — | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. |
| | CLKOUT | — | CMOS | In ER/INTRC mode, OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1 |
| RA7/OSC1/CLKIN | RA7 | ST | CMOS | Bi-directional I/O port |
| | OSC1 | XTAL | — | Oscillator crystal input |
| | CLKIN | ST | — | External clock source input. ER biasing pin. |
| RB0/INT | RB0 | TTL | CMOS | Bi-directional I/O port. Can be software programmed for internal weak pull-up. |
| | INT | ST | — | External interrupt. |
| RB1/RX/DT | RB1 | TTL | CMOS | Bi-directional I/O port. Can be software programmed for internal weak pull-up. |
| | RX | ST | — | USART receive pin |
| | DT | ST | CMOS | Synchronous data I/O. |
| RB2/TX/CK | RB2 | TTL | CMOS | Bi-directional I/O port. |
| | TX | — | CMOS | USART transmit pin |
| | CK | ST | CMOS | Synchronous clock I/O. Can be software programmed for internal weak pull-up. |
| RB3/CCP1 | RB3 | TTL | CMOS | Bi-directional I/O port. Can be software programmed for internal weak pull-up. |
| | CCP1 | ST | CMOS | Capture/Compare/PWM I/O |

Legend: O = Output
 — = Not used
 TTL = TTL Input

CMOS = CMOS Output
 I = Input
 OD = Open Drain Output


P = Power
 ST = Schmitt Trigger Input
 AN = Analog

3.0 MEMORY ORGANIZATION

3.1 Program Memory Organization

The PIC16F62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the PIC16F627 and 2K x 14 (0000h - 07FFh) for the PIC16F628 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 1K x 14 space (PIC16F627) or 2K x 14 space (PIC16F628). The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 3-1).

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK



3.2 Data Memory Organization

The data memory (Figure 3-2) is partitioned into four banks, which contain the general purpose registers and the Special Function Registers (SFR). The SFR's are located in the first 32 locations of each Bank. Register locations 20-7Fh, A0h-FFh, 120h-14Fh, 170h-17Fh and 1F0h-1FFh are general purpose registers implemented as static RAM.

The Table below lists how to access the four banks of registers:

| | RP1 | RP0 |
|-------|-----|-----|
| Bank0 | 0 | 0 |
| Bank1 | 0 | 1 |
| Bank2 | 1 | 0 |
| Bank3 | 1 | 1 |

Addresses F0h-FFh, 170h-17Fh and 1F0h-1FFh are implemented as common RAM and mapped back to addresses 70h-7Fh.

3.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 224 x 8 in the PIC16F62X. Each is accessed either directly or indirectly through the File Select Register FSR (See Section 3.4).

3.2.2.5 PIR1 Register

This register contains interrupt flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 3-5: PIR1 REGISTER (ADDRESS: 0Ch)

| R/W-0 | R/W-0 | R-0 | R-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|------|------|-----|--------|--------|--------|
| EEIF | CMIF | RCIF | TXIF | — | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

- bit 7 **EEIF:** EEPROM Write Operation Interrupt Flag bit
 1 = The write operation completed (must be cleared in software)
 0 = The write operation has not completed or has not been started
- bit 6 **CMIF:** Comparator Interrupt Flag bit
 1 = Comparator output has changed
 0 = Comparator output has not changed
- bit 5 **RCIF:** USART Receive Interrupt Flag bit
 1 = The USART receive buffer is full
 0 = The USART receive buffer is empty
- bit 4 **TXIF:** USART Transmit Interrupt Flag bit
 1 = The USART transmit buffer is empty
 0 = The USART transmit buffer is full
- bit 3 **Unimplemented:** Read as '0'
- bit 2 **CCP1IF:** CCP1 Interrupt Flag bit
Capture Mode
 1 = A TMR1 register capture occurred (must be cleared in software)
 0 = No TMR1 register capture occurred
Compare Mode
 1 = A TMR1 register compare match occurred (must be cleared in software)
 0 = No TMR1 register compare match occurred
PWM Mode
 Unused in this mode
- bit 1 **TMR2IF:** TMR2 to PR2 Match Interrupt Flag bit
 1 = TMR2 to PR2 match occurred (must be cleared in software)
 0 = No TMR2 to PR2 match occurred
- bit 0 **TMR1IF:** TMR1 Overflow Interrupt Flag bit
 1 = TMR1 register overflowed (must be cleared in software)
 0 = TMR1 register did not overflow

Legend:

| | | |
|-------------------|------------------|--------------------------------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

5.0 I/O PORTS

The PIC16F62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is an 8-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. RA5 is a Schmitt Trigger input only and has no output drivers. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

Note: RA5 shares function with VPP. When VPP voltage levels are applied to RA5, the device will enter Programming mode.

Note 1: On RESET, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce current consumption.

2: TRISA<6:7> is overridden by oscillator configuration. When PORTA<6:7> is overridden, the data reads '0' and the TRISA<6:7> bits are ignored.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.


The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: Initializing PORTA

```
CLRF    PORTA      ;Initialize PORTA by
                   ;setting output data latches
MOVLW   0x07        ;Turn comparators off and
MOVWF    CMCON      ;enable pins for I/O
                   ;functions
BCF     STATUS, RP1
BSF     STATUS, RP0 ;Select Bank1
MOVLW   0x1F        ;Value used to initialize
                   ;data direction
MOVWF   TRISA       ;Set RA<4:0> as inputs
                   ;TRISA<5> always
                   ;read as '1'.
                   ;TRISA<7:6>
                   ;depend on oscillator mode
```

FIGURE 5-11: BLOCK DIAGRAM OF RB3/CCP1 PIN



6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on the fly” during program execution). Use the instruction sequences, shown in Example 6-1, when changing the prescaler assignment from Timer0 to WDT, to avoid an unintended device RESET.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

```
BCF      STATUS, RP0    ;Skip if already in
                        ;Bank 0
CLRWDT   ;Clear WDT
CLRWF    TMR0           ;Clear TMR0 & Prescaler
BSF      STATUS, RP0    ;Bank 1
MOVLW    '00101111'b    ;These 3 lines
                        ;(5, 6, 7)
MOVWF    OPTION_REG     ;are required only
                        ;if desired PS<2:0>
                        ;are
CLRWDT   ;000 or 001
MOVLW    '00101xxx'b    ;Set Postscaler to
MOVWF    OPTION_REG     ;desired WDT rate
BCF      STATUS, RP0    ;Return to Bank 0
```

To change prescaler from the WDT to the TMR0 module use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

```
CLRWDT   ;Clear WDT and
          ;prescaler
BSF      STATUS, RP0
MOVLW    b'xxxx0xxx'    ;Select TMR0, new
                        ;prescale value and
                        ;clock source
MOVWF    OPTION_REG
BCF      STATUS, RP0
```

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|-----------------------|-----------------------|------------------------|--------|--------|--------|--------|--------|--------|--------|--------------|---------------------------|
| 01h | TMR0 | Timer0 module register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 0Bh/8Bh/ 10Bh/18Bh | INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h, 181h | OPTION ⁽²⁾ | <u>RBPU</u> | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 85h | TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111 | 1111 1111 |

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note 1: Shaded bits are not used by TMR0 module.

2: Option is referred by OPTION_REG in MPLAB.

7.4 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

| Osc Type | Freq | C1 | C2 |
|--------------------------------------------------------------------------------------------------------------------------------------------|---------|-------|-------|
| LP | 32 kHz | 33 pF | 33 pF |
| | 100 kHz | 15 pF | 15 pF |
| | 200 kHz | 15 pF | 15 pF |
| Note 1: These values are for design guidance only. Consult AN826 (DS00826A) for further information on Crystal/Capacitor Selection. | | | |

7.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a “special event trigger” (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL registers pair effectively becomes the period register for Timer1.

7.6 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other RESET except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

7.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS |
|-------------------|--------|-----------------------------------------------------------------------------|-------|---------|---------|---------|--------|--------|--------|--------------|---------------------------|
| 0Bh/8Bh/10Bh/18Bh | INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | — | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | — | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 0Eh | TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 0Fh | TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 10h | T1CON | — | — | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | --00 0000 | --uu uuuu |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

11.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

11.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

11.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

TABLE 11-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on all other RESETS |
|---------------------------|---------|-----------------------------------------------------------------------------|-------|---------|---------|---------|--------|--------|--------|--------------|---------------------------|
| 0Bh/8Bh/ 10Bh/ 18Bh | INTCON | GIE | PEIE | T0IE | INTE | RBIE | T0IF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | — | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | — | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 87h | TRISB | PORTB Data Direction Register | | | | | | | | 1111 1111 | 1111 1111 |
| 0Eh | TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 0Fh | TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 10h | T1CON | — | — | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | --00 0000 | --uu uuuu |
| 15h | CCPR1L | Capture/Compare/PWM register1 (LSB) | | | | | | | | xxxx xxxx | uuuu uuuu |
| 16h | CCPR1H | Capture/Compare/PWM register1 (MSB) | | | | | | | | xxxx xxxx | uuuu uuuu |
| 17h | CCP1CON | — | — | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

PIC16F62X

CLRW

Clear W

Syntax: [*label*] CLRW

Operands: None

Operation: 00h → (W)
1 → Z

Status Affected: Z

Encoding:

| | | | |
|----|------|------|------|
| 00 | 0001 | 0000 | 0011 |
|----|------|------|------|

Description: W register is cleared. Zero bit (Z) is set.

Words: 1

Cycles: 1

Example CLRW

Before Instruction
W = 0x5A

After Instruction
W = 0x00
Z = 1

COMF

Complement f

Syntax: [*label*] COMF f,d

Operands: $0 \leq f \leq 127$
 $d \in [0,1]$

Operation: $(\bar{f}) \rightarrow (\text{dest})$

Status Affected: Z

Encoding:

| | | | |
|----|------|------|------|
| 00 | 1001 | dfff | ffff |
|----|------|------|------|

Description: The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.

Words: 1

Cycles: 1

Example COMF REG1, 0

Before Instruction
REG1 = 0x13
After Instruction
REG1 = 0x13
W = 0xEC

CLRWDT

Clear Watchdog Timer

Syntax: [*label*] CLRWDT

Operands: None

Operation: 00h → WDT
0 → WDT prescaler,
1 → $\overline{\text{TO}}$
1 → $\overline{\text{PD}}$

Status Affected: $\overline{\text{TO}}$, $\overline{\text{PD}}$

Encoding:

| | | | |
|----|------|------|------|
| 00 | 0000 | 0110 | 0100 |
|----|------|------|------|

Description: CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.

Words: 1

Cycles: 1

Example CLRWDT

Before Instruction
WDT counter = ?
After Instruction
WDT counter = 0x00
WDT prescaler = 0
 $\overline{\text{TO}}$ = 1
 $\overline{\text{PD}}$ = 1

DECF

Decrement f

Syntax: [*label*] DECF f,d

Operands: $0 \leq f \leq 127$
 $d \in [0,1]$

Operation: $(f) - 1 \rightarrow (\text{dest})$

Status Affected: Z

Encoding:

| | | | |
|----|------|------|------|
| 00 | 0011 | dfff | ffff |
|----|------|------|------|

Description: Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.

Words: 1

Cycles: 1

Example DECF CNT, 1

Before Instruction
CNT = 0x01
Z = 0
After Instruction
CNT = 0x00
Z = 1

PIC16F62X

INCF Increment f

Syntax: [*label*] INCF f,d

Operands: $0 \leq f \leq 127$
 $d \in [0,1]$

Operation: $(f) + 1 \rightarrow (\text{dest})$

Status Affected: Z

Encoding:

| | | | |
|----|------|------|------|
| 00 | 1010 | dfff | ffff |
|----|------|------|------|

Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

Words: 1

Cycles: 1

Example INCF REG1, 1

Before Instruction

REG1 = 0xFF
Z = 0

After Instruction

REG1 = 0x00
Z = 1

INCFSZ Increment f, Skip if 0

Syntax: [*label*] INCFSZ f,d

Operands: $0 \leq f \leq 127$
 $d \in [0,1]$

Operation: $(f) + 1 \rightarrow (\text{dest})$, skip if result = 0

Status Affected: None

Encoding:

| | | | |
|----|------|------|------|
| 00 | 1111 | dfff | ffff |
|----|------|------|------|

Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.

Words: 1

Cycles: 1(2)

Example

| | | |
|------|--------|---------|
| HERE | INCFSZ | REG1, 1 |
| | GOTO | LOOP |

CONTINUE •
•
•

Before Instruction

PC = address HERE

After Instruction

REG1 = REG1 + 1

if CNT = 0,

PC = address CONTINUE

if REG1 ≠ 0,

PC = address HERE + 1


RETLW Return with Literal in W

| | | | | | |
|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| Syntax: | [<i>label</i>] RETLW k | | | | |
| Operands: | 0 ≤ k ≤ 255 | | | | |
| Operation: | k → (W); TOS → PC | | | | |
| Status Affected: | None | | | | |
| Encoding: | <table border="1"><tr><td>11</td><td>01xx</td><td>kkkk</td><td>kkkk</td></tr></table> | 11 | 01xx | kkkk | kkkk |
| 11 | 01xx | kkkk | kkkk | | |
| Description: | The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction. | | | | |
| Words: | 1 | | | | |
| Cycles: | 2 | | | | |
| Example | <pre>CALL TABLE;W contains table ;offset value • ;W now has table value TABLE • • ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • • RETLW kn ; End of table Before Instruction W = 0x07 After Instruction W = value of k8</pre> | | | | |

RETURN Return from Subroutine

| | | | | | |
|------------------|------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| Syntax: | [<i>label</i>] RETURN | | | | |
| Operands: | None | | | | |
| Operation: | TOS → PC | | | | |
| Status Affected: | None | | | | |
| Encoding: | <table border="1"><tr><td>00</td><td>0000</td><td>0000</td><td>1000</td></tr></table> | 00 | 0000 | 0000 | 1000 |
| 00 | 0000 | 0000 | 1000 | | |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction. | | | | |
| Words: | 1 | | | | |
| Cycles: | 2 | | | | |
| Example | RETURN After Interrupt PC = TOS | | | | |

RLF Rotate Left f through Carry

| | | | | | |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| Syntax: | [<i>label</i>] RLF <i>f</i> , <i>d</i> | | | | |
| Operands: | $0 \leq f \leq 127$ $d \in [0,1]$ | | | | |
| Operation: | See description below | | | | |
| Status Affected: | C | | | | |
| Encoding: | <table><tr><td>00</td><td>1101</td><td>dfff</td><td>ffff</td></tr></table> | 00 | 1101 | dfff | ffff |
| 00 | 1101 | dfff | ffff | | |
| Description: | <p>The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.</p>  | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | <pre>RLF REG1, 0</pre> <p>Before Instruction</p> <pre> REG1 = 1110 0110 C = 0</pre> <p>After Instruction</p> <pre> REG1 = 1110 0110 W = 1100 1100 C = 1</pre> | | | | |

16.9 MPLAB ICE 2000 **High Performance Universal** **In-Circuit Emulator**

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft® Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

16.10 MPLAB ICE 4000 **High Performance Universal** **In-Circuit Emulator**

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for high-end PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

16.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ (ICSP™) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

16.12 PRO MATE II Universal Device **Programmer**

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

16.13 PICSTART Plus Development **Programmer**

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP

| Tool | PIC12CXXX | PIC12FXXX | PIC14000 | PIC16C5X | PIC16C6X | PIC16CXX | PIC16C43X | PIC16F62X | PIC16C7X | PIC16C7XX | PIC16C7X5 | PIC16C8X | PIC16F8XX | PIC16C9XX | PIC17C4X | PIC17C7XX | PIC18CXX2 | PIC18CX01 | PIC18FXXX | dsPIC30F |
|---------------------------|-----------------------------------------------------|-----------|----------|----------|----------|----------|-----------|-----------|----------|-----------|-----------|----------|-----------|-----------|----------|-----------|-----------|-----------|-----------|----------|
| | | | | | | | | | | | | | | | | | | | | |
| Software Tools | MPLAB Integrated Development Environment | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | MPLAB C17 C Compiler | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | MPLAB C18 C Compiler | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | MPASM Assembler/ MPLINK Object Linker | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Emulators | MPLAB C30 C Compiler | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | MPLAB ASM30 Assembler/Linker/Librarian | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Debuggers | MPLAB ICE 2000 In-Circuit Emulator | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | MPLAB ICE 4000 In-Circuit Emulator | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Programmers | MPLAB ICD 2 In-Circuit Debugger | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICSTART Plus Entry Level Development Programmer | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Demo Boards and Eval Kits | PRO MATE II Universal Device Programmer | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM 1 Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM.net Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM 2 Plus Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM 3 Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM 14A Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM 17 Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM 18R Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM LIN Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| | PICDEM USB Demonstration Board | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |

* Contact the Microchip web site at www.microchip.com for information on how to use the MPLAB ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77.

** Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

17.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings†

| | |
|------------------------------------------------------------------------------------------|---------------------|
| Ambient temperature under bias | -40 to +125°C |
| Storage temperature | -65°C to +150°C |
| Voltage on VDD with respect to VSS | -0.3 to +6.5V |
| Voltage on MCLR and RA4 with respect to VSS | -0.3 to +14V |
| Voltage on all other pins with respect to VSS | -0.3V to VDD + 0.3V |
| Total power dissipation ⁽¹⁾ | 800 mW |
| Maximum current out of VSS pin | 300 mA |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, I _{IK} (V _I < 0 or V _I > VDD) | ± 20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > VDD) | ± 20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by PORTA and PORTB | 200 mA |
| Maximum current sourced by PORTA and PORTB | 200 mA |

Note 1: Power dissipation is calculated as follows: $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

† **NOTICE:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 Ω should be used when applying a “low” level to the MCLR pin rather than pulling this pin directly to VSS

PIC16F62X


TABLE 17-7: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param No. | Sym | Characteristic | | | Min | Typ† | Max | Units | Conditions |
|-----------|-----------|-------------------------------------------------------------------------------------|---------------------------|-------------|-------------------------------------|------|-------|-------|-------------------------------------|
| 40* | Tt0H | T0CKI High Pulse Width | No Prescaler | 0.5Tcy + 20 | — | — | ns | | |
| | | | With Prescaler | 10 | — | — | ns | | |
| 41* | Tt0L | T0CKI Low Pulse Width | No Prescaler | 0.5Tcy + 20 | — | — | ns | | |
| | | | With Prescaler | 10 | — | — | ns | | |
| 42* | Tt0P | T0CKI Period | | | Greater of: $\frac{Tcy + 40}{N}$ | — | — | ns | N = prescale value (2, 4, ..., 256) |
| 45* | Tt1H | T1CKI High Time | Synchronous, No Prescaler | 0.5Tcy + 20 | — | — | ns | | |
| | | | Synchronous, 16F62X | 15 | — | — | ns | | |
| | | | with Prescaler 16LF62X | 25 | — | — | ns | | |
| | | | Asynchronous 16F62X | 30 | — | — | ns | | |
| | | | 16LF62X | 50 | — | — | ns | | |
| 46* | Tt1L | T1CKI Low Time | Synchronous, No Prescaler | 0.5Tcy + 20 | — | — | ns | | |
| | | | Synchronous, 16F62X | 15 | — | — | ns | | |
| | | | with Prescaler 16LF62X | 25 | — | — | ns | | |
| | | | Asynchronous 16F62X | 30 | — | — | ns | | |
| | | | 16LF62X | 50 | — | — | ns | | |
| 47* | Tt1P | T1CKI input period | Synchronous | 16F62X | Greater of: $\frac{Tcy + 40}{N}$ | — | — | ns | N = prescale value (1, 2, 4, 8) |
| | | | | 16LF62X | Greater of: $\frac{Tcy + 40}{N}$ | — | — | — | |
| | | | Asynchronous | 16F62X | 60 | — | — | ns | |
| | | | | 16LF62X | 100 | — | — | ns | |
| | Ft1 | Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN) | | | DC | — | 200 | kHz | |
| 48 | TCKEZtmr1 | Delay from external clock edge to timer increment | | | 2Tosc | — | 7Tosc | — | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-11: CAPTURE/COMPARE/PWM TIMINGS



Note: The graphs and tables provided in this section are for design guidance and are not tested.

FIGURE 18-10: I_{PD} vs V_{DD} SLEEP MODE, ALL PERIPHERALS DISABLED





FIGURE 18-11: ΔI_{BOD} vs V_{OH} OVER TEMPERATURE (-40 to 125°C)



Note: The graphs and tables provided in this section are for design guidance and are not tested.

FIGURE 18-18: V_{OH} vs I_{OH} OVER TEMP (C) $V_{DD} = 5V$






FIGURE 18-19: V_{OH} vs I_{OH} OVER TEMP (C) $V_{DD} = 3V$




Note: The graphs and tables provided in this section are for design guidance and are not tested.

**FIGURE 18-24: MAXIMUM I_{DD} vs V_{DD} OVER TEMPERATURE
(-40 TO +125°C) INTERNAL 37 kHz OSCILLATOR**



**FIGURE 18-25: TYPICAL I_{DD} vs V_{DD} OVER TEMPERATURE (-40 TO +125°C)
INTERNAL 37 kHz OSCILLATOR**



PIC16F62X

| | |
|--------------------------------|-----|
| MOVLW | 115 |
| MOVWF | 116 |
| NOP | 116 |
| OPTION | 116 |
| RETFIE | 116 |
| RETLW | 117 |
| RETURN | 117 |
| RLF | 117 |
| RRF | 118 |
| SLEEP | 118 |
| SUBLW | 118 |
| SUBWF | 119 |
| SWAPF | 119 |
| TRIS | 119 |
| XORLW | 120 |
| XORWF | 120 |
| Instruction Set Summary | 107 |
| INT Interrupt | 102 |
| INTCON Register | 21 |
| Interrupt Sources | |
| Capture Complete (CCP) | 62 |
| Compare Complete (CCP) | 63 |
| TMR2 to PR2 Match (PWM) | 64 |
| Interrupts | 101 |
| Interrupts, Enable Bits | |
| CCP1 Enable (CCP1IE Bit) | 62 |
| Interrupts, Flag Bits | |
| CCP1 Flag (CCP1IF Bit) | 62 |
| IORLW Instruction | 115 |
| IORWF Instruction | 115 |

M

| | |
|-------------------------------------------------------------------------------|-----|
| Memory Organization | |
| Data EEPROM Memory | 87 |
| MOVF Instruction | 115 |
| MOVLW Instruction | 115 |
| MOVWF Instruction | 116 |
| MPLAB C17 and MPLAB C18 C Compilers | 122 |
| MPLAB ICD In-Circuit Debugger | 123 |
| MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE | 123 |
| MPLAB Integrated Development Environment Software .. | 121 |
| MPLINK Object Linker/MPLIB Object Librarian | 122 |

N

| | |
|-----------------------|-----|
| NOP Instruction | 116 |
|-----------------------|-----|

O

| | |
|---------------------------------------|-----|
| OPTION Instruction | 116 |
| OPTION Register | 20 |
| Oscillator Configurations | 93 |
| Oscillator Start-up Timer (OST) | 96 |
| Output of TMR2 | 50 |

P

| | |
|------------------------------------------------------|-----|
| Package Marking Information | 157 |
| Packaging Information | 157 |
| PCL and PCLATH | 25 |
| PCON | 24 |
| PCON Register | 24 |
| PICDEM 1 Low Cost PICmicro Demonstration Board | 124 |
| PICDEM 17 Demonstration Board | 124 |
| PICDEM 2 Low Cost PIC16CXX Demonstration Board | 124 |
| PICSTART Plus Entry Level Development Programmer .. | 123 |
| PIE1 Register | 22 |

Pin Functions

| | |
|-----------------------------------------------|-------|
| RC6/TX/CK | 67–84 |
| RC7/RX/DT | 67–84 |
| PIR1 | 23 |
| PIR1 Register | 23 |
| Port RB Interrupt | 102 |
| PORTA | 29 |
| PORTB | 34 |
| Power Control/Status Register (PCON) | 97 |
| Power-Down Mode (SLEEP) | 104 |
| Power-On Reset (POR) | 96 |
| Power-up Timer (PWRT) | 96 |
| PR2 Register | 50 |
| Prescaler | 44 |
| Prescaler, Capture | 62 |
| Prescaler, Timer2 | 65 |
| PRO MATE II Universal Device Programmer | 123 |
| Program Memory Organization | 13 |
| PROTECTION | 89 |
| PWM (CCP Module) | 64 |
| Block Diagram | 64 |
| CCPR1H:CCPR1L Registers | 64 |
| Duty Cycle | 65 |
| Example Frequencies/Resolutions | 65 |
| Output Diagram | 64 |
| Period | 64 |
| Set-Up for PWM Operation | 65 |
| TMR2 to PR2 Match | 64 |

Q

| | |
|-------------------------------------------------|----|
| Q-Clock | 65 |
| Quick-Turnaround-Production (QTP) Devices | 5 |

R

| | |
|--------------------------|-----|
| RC Oscillator | 94 |
| Registers | |
| Maps | |
| PIC16C76 | 14 |
| PIC16C77 | 14 |
| Reset | 95 |
| RETFIE Instruction | 116 |
| RETLW Instruction | 117 |
| RETURN Instruction | 117 |
| RLF Instruction | 117 |
| RRF Instruction | 118 |

S

| | |
|-----------------------------------------------------------|-----|
| Serial Communication Interface (SCI) Module, See USART .. | |
| Serialized Quick-Turnaround-Production (SQTP) Devices ... | 5 |
| SLEEP Instruction | 118 |
| Software Simulator (MPLAB SIM) | 122 |
| Special | 95 |
| Special Event Trigger. See Compare | |
| Special Features of the CPU | 91 |
| Special Function Registers | 15 |
| Stack | 25 |
| Status Register | 19 |
| SUBLW Instruction | 118 |
| SUBWF Instruction | 119 |
| SWAPF Instruction | 119 |

T

| | |
|-------------------|----|
| T1CKPS0 bit | 46 |
| T1CKPS1 bit | 46 |
| T1OSCEN bit | 46 |