



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	224 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f627-20e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3-2: DATA MEMORY MAP OF THE PIC16F627 AND PIC16F628

Indirect addr.(1)	00h	Indirect addr. ⁽¹⁾	80h	Indirect addr. ⁽¹⁾	100h	Indirect addr. ⁽¹⁾	18
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	1
PCL	02h	PCL	82h	PCL	102h	PCL	1
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	1
FSR	04h	FSR	84h	FSR	104h	FSR	1
PORTA	05h	TRISA	85h		105h		1
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	1
	07h		87h		107h		1
	08h		88h		108h		1
	09h		89h		109h		1
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	1
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	1
PIR1	0Ch	PIE1	8Ch		10Ch		1
	0Dh		8Dh		10Dh		1
TMR1L	0Eh	PCON	8Eh		10Eh		1
TMR1H	0Fh		8Fh		10Fh		1
T1CON	10h		90h				1
TMR2	11h		91h				
T2CON	12h	PR2	92h				
	13h		93h				
	14h		94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah	EEDATA	9Ah				
	1Bh	EEADR	9Bh				
	1Ch	EECON1	9Ch				
	1Dh	EECON2 ⁽¹⁾	9Dh				
	1Eh		9Eh				
CMCON	1Fh	VRCON	9Fh		11Fh		
	20h		A0h	General	120h		
General		General		Register			
Purpose		Purpose		48 Bytes	14Fh		
Register		80 Bytes			150h		
80 Bytes							
	6Fh		EFh		16Fh		11
	70h	2002000	F0h	accesses	170h	accesses	1
16 Bytes		70h-7Fh		70h-7Fh		70h - 7Fh	
	7Fh		FFh		17Fh		1
Bank 0		Bank 1		Bank 2		Bank 3	
_							

3.2.2.3 INTCON Register

The INTCON register is a readable and writable register which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 3.2.2.4 and Section 3.2.2.5 for a description of the comparator enable and flag bits.

Note:	Interrupt flag bits get set when an interrupt
	condition occurs regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>).

REGISTER 3-3:	INTCON REGISTER (ADDRESS: 0Bh, 8Bh, 10Bh, 18Bh)											
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF				
	bit 7							bit 0				
bit 7	GIE: Global Interrupt Enable bit											
	1 = Enable 0 = Disable	es all unmas es all interru	ked interrup pts	ots								
bit 6	PEIE: Peri	pheral Interr	upt Enable	bit								
	 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts 											
bit 5	TOIE: TMR	0 Overflow	Interrupt Er	able bit								
	1 = Enable 0 = Disable	es the TMR0 es the TMR0) interrupt) interrupt									
bit 4	INTE: RB0/INT External Interrupt Enable bit											
	1 = Enable 0 = Disable	es the RB0/I es the RB0/I	NT external INT externa	interrupt I interrupt								
bit 3	RBIE: RB Port Change Interrupt Enable bit											
	1 = Enable 0 = Disable	es the RB po es the RB po	ort change i ort change i	nterrupt nterrupt								
bit 2	TOIF: TMR	0 Overflow	Interrupt Fla	ag bit								
	1 = TMR0 register has overflowed (must be cleared in software)0 = TMR0 register did not overflow											
bit 1	INTF: RB0/INT External Interrupt Flag bit											
	 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur 											
bit 0	RBIF: RB Port Change Interrupt Flag bit											
	 1 = When at least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state 											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.0 GENERAL DESCRIPTION

The PIC16F62X are 18-Pin FLASH-based members of the versatile PIC16CXX family of low cost, high performance, CMOS, fully static, 8-bit microcontrollers.

All PICmicro[®] microcontrollers employ an advanced RISC architecture. The PIC16F62X have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16F62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC16F62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption.

The PIC16F62X has eight oscillator configurations. The single pin ER oscillator provides a low cost solution. The LP oscillator minimizes power consumption, XT is a standard crystal, INTRC is a self-contained internal oscillator. The HS is for High Speed crystals. The EC mode is for an external clock source. The SLEEP (Power-down) mode offers power savings. The user can wake-up the chip from SLEEP through several external interrupts, internal interrupts, and RESETS.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

Table 4-1 shows the features of the PIC16F62X midrange microcontroller families.

A simplified block diagram of the PIC16F62X is shown in Figure 2.1.

The PIC16F62X series fits in applications ranging from battery chargers to low power remote sensors. The FLASH technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series ideal for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16F62X very versatile.

4.1 Development Support

The PIC16F62X family is supported by a full featured macro assembler, a software simulator, an in-circuit emulator, a low cost development programmer and a full-featured programmer. A Third Party "C" compiler support tool is also available.

		PIC16F627	PIC16F628	PIC16LF627	PIC16LF628
Clock	Maximum Frequency of Operation (MHz)	20	20	4	4
	FLASH Program Memory (words)	1024	2048	1024	2048
Memory	RAM Data Memory (bytes)	224	224	224	224
	EEPROM Data Memory (bytes)	128	128	128	128
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
	Comparator(s)	2	2	2	2
Peripherals	Capture/Compare/PWM modules	1	1	1	1
	Serial Communications	USART	USART	USART	USART
	Internal Voltage Reference	Yes	Yes	Yes	Yes
	Interrupt Sources	10	10	10	10
	I/O Pins	16	16	16	16
Features	Voltage Range (Volts)	3.0-5.5	3.0-5.5	2.0-5.5	2.0-5.5
	Brown-out Detect	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC, 20-pin SSOP			

TABLE 4-1:PIC16F62X FAMILY OF DEVICES

All PICmicro® Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16F62X Family devices use serial programming with clock pin RB6 and data pin RB7.



FIGURE 5-9: BLOCK DIAGRAM OF



Name	Function	Input Type	Output Type	Description
RB0/INT	RB0	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.
	INT	ST	—	External interrupt.
RB1/RX/DT	RB1	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.
	RX	ST		USART Receive Pin
	DT	ST	CMOS	Synchronous data I/O
RB2/TX/CK	RB2	TTL	CMOS	Bi-directional I/O port
	ТΧ	—	CMOS	USART Transmit Pin
	СК	ST	CMOS	Synchronous Clock I/O. Can be software programmed for internal weak pull-up.
RB3/CCP1	RB3	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.
	CCP1	ST	CMOS	Capture/Compare/PWM/I/O
RB4/PGM	RB4	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.
	PGM	ST	—	Low voltage programming input pin. Interrupt-on-pin change. When low voltage programming is enabled, the interrupt-on-pin change and weak pull-up resistor are disabled.
RB5	RB5	TTL	CMOS	Bi-directional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
RB6/T1OSO/T1CKI/ PGC	RB6	TTL	CMOS	Bi-directional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T10SO	—	XTAL	Timer1 Oscillator Output
	T1CKI	ST	_	Timer1 Clock Input
	PGC	ST	_	ICSP Programming Clock
RB7/T1OSI/PGD	RB7	TTL	CMOS	Bi-directional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.
	T1OSI	XTAL		Timer1 Oscillator Input
	PGD	ST	CMOS	ICSP Data I/O
Legend: O = Out — = Not	put used	CM	OS = CMOS = Input	S Output P = Power ST = Schmitt Trigger Input
TTL = TTL	Input	OD	= Open	Drain Output AN = Analog

PORTE FUNCTIONS

SUMMARY OF REGISTERS ASSOCIATED WITH PORTB⁽¹⁾ TABLE 5-4:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: u = unchanged, x = unknown **Note 1:** Shaded bits are not used by PORTB.

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- · As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 11.0). Register 7-1 shows the Timer1 Control register.

For the PIC16F627 and PIC16F628, when the Timer1 oscillator is enabled (T1OSCEN is set), the RB7/T1OSI and RB6/T1OSO/T1CKI pins become inputs. That is, the TRISB<7:6> value is ignored.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N					
bit 7							bit 0					
Unimplem	ented: Rea	d as '0'										
T1CKPS1:	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits											
11 = 1:8 P I	rescale valu	е										
10 = 1:4 Pi	10 = 1:4 Prescale value											
01 = 1:2 Pi	01 = 1:2 Prescale value											
		e - 111 - 4 - 11 - 5 11										
110SCEN	: Timer1 Os	cillator Enat	ble Control bi	t								
1 = Oscillation	tor is enable	ed ff(1)										
	lor is situl o	nnol Clook Ir	nut Synahra	nization Contr	al bit							
TMD100 -			iput Synchio									
1 = Do not	<u>·</u> ⊥ svnchronize	external cl	ock input									
0 = Synchr	onize exterr	hal clock inp	ut									
TMRICS =	0	•										
This bit is ig	gnored. Tim	er1 uses the	e internal clo	ck when TMR1	CS = 0.							
TMR1CS:	Timer1 Cloc	k Source Se	elect bit									
1 = Externa	al clock from	n pin RB6/T	10SO/T1CK	(on the rising	edge)							
0 = Interna	I clock (Fos	c/4)										
TMR10N:	Timer1 On b	oit										
1 = Disable	es Timer1											
0 = Stops 7	limer1											
Note 1: T	he oscillato	r inverter ar	id feedback i	esistor are turi	ned off to e	liminate po	wer drain.					
Legend:												
R = Reada	able bit	VV = V	Vritable bit	U = Unimpl	emented b	it, read as '	0'					
-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is u	nknown					
	U-0 bit 7 Unimplem T1CKPS1: 11 = 1:8 Pf 10 = 1:4 Pf 01 = 1:2 Pf 00 = 1:1 Pf T1OSCEN 1 = Oscilla 0 = Oscilla 0 = Oscilla T1SYNC: 1 TMR1CS = 1 = Do not 0 = Synchr TMR1CS = 1 = Externa 0 = Interna	U-0 U-0 bit 7 Unimplemented: Rea T1CKPS1:T1CKPS0: 11 = 1:8 Prescale valu 10 = 1:4 Prescale valu 10 = 1:4 Prescale valu 00 = 1:1 Prescale valu 00 = 1:1 Prescale valu 1 = Oscillator is enable 0 = Oscillator is enable 0 = Oscillator is shut or T1SYNC: Timer1 Ost 1 = Do not synchronize 0 = Synchronize extern TMR1CS = 0 This bit is ignored. Tim TMR1CS: Timer1 Cloc 1 = External clock from 0 = Internal clock (Fos TMR1ON: Timer1 On th 1 = Disables Timer1 0 = Stops Timer1 Note 1: The oscillato Legend: R = Readable bit -n = Value at POR	U-0U-0R/W-0T1CKPS1bit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Inpu11 = 1:8 Prescale value10 = 1:4 Prescale value01 = 1:2 Prescale value00 = 1:1 Prescale value00 = 1:1 Prescale valueT1OSCEN: Timer1 Oscillator Enabled0 = Oscillator is enabled0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 Oscillator Enabled0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 External Clock InTMR1CS = 11 = Do not synchronize external clock inpTMR1CS = 0This bit is ignored. Timer1 uses theTMR1CS: Timer1 Clock Source Set1 = External clock (FOSC/4)TMR1ON: Timer1 On bit1 = Disables Timer10 = Stops Timer10 = Stops Timer1Note 1: The oscillator inverter andLegend:R = Readable bitW = V-n = Value at POR'1' = E	U-0U-0R/W-0R/W-0-T1CKPS1T1CKPS0bit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Input Clock Prese11 = 1:8 Prescale value10 = 1:4 Prescale value01 = 1:2 Prescale value00 = 1:1 Prescale valueT1OSCEN: Timer1 Oscillator Enable Control bit1 = Oscillator is enabled0 = Oscillator is enabled0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 External Clock Input SynchroTMR1CS = 11 = Do not synchronize external clock input0 = Synchronize external clock inputTMR1CS = 0This bit is ignored. Timer1 uses the internal clockTMR1CS: Timer1 Clock Source Select bit1 = External clock from pin RB6/T1OSO/T1CKI0 = Internal clock (FOSC/4)TMR1ON: Timer1 On bit1 = Disables Timer10 = Stops Timer1Note 1: The oscillator inverter and feedback representationLegend:R = Readable bitM = Writable bit-n = Value at POR'1' = Bit is set	U-0U-0R/W-0R/W-0R/W-0T1CKPS1T1CKPS0T1OSCENbit 7Unimplemented: Read as '0'T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits11 External Input Clock Prescale Select bits11 External Value00 = 1:1 Prescale value01 = 0 scillator is enabled0 = 0 scillator is enabled0 = 0 scillator is enabled0 = 0 scillator is shut off ⁽¹⁾ TTSYNC: Timer1 External Clock Input Synchronization ControlTMR1CS = 11 = Do not synchronize external clock input0 synchronize external clock input0 Synchronize external clock inputTMR1CS = 0This bit is ignored. Timer1 uses the internal clock when TMR1TMR1CS: Timer1 Clock Source Select bit1 = External clock from pin RB6/T1OSO/T1CKI (on the rising 0 = Internal clock (FOSC/4)TMR1ON: Timer1 On bit1 = Disables Timer10 = Stops Timer1Note 1: The oscillator inverter and feedback resistor are turn Legend: R = Readable bitW = Writable bitU = Unimple -n = Value at POR'1' = Bit is set'0' = Bit is c	U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC bit 7 Unimplemented: Read as '0' T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 0 = 1:4 Prescale value 0 = 1:4 Prescale value 0 = 1:1 Prescale value 0 = 0 Scillator is enabled 0 = 0 Scillator is enabled 0 = 0 Scillator is enabled 0 = 0 Sillator is shut off ⁽¹⁾ TISPNC: Timer1 External Clock Input Synchronization Control bit TMRICS = 1 1 = Do not synchronize external clock input 0 = Synchronize external clock input TIMET1 Clock Source Select bit 1 = External clock from pin RB6/T10SO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) TMRION: Timer1 On bit 1 = Disables Timer1 <	U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 — — T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS bit 7 Unimplemented: Read as '0' T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 10 = 1:4 Prescale value 00 = 1:1 Prescale value 00 = 1:1 Prescale value 11 = 0 scillator Enable Control bit 1 = Oscillator is enabled 0 = Oscillator is enabled 0 = Oscillator is shut off ⁽¹⁾ TISYNC: Timer1 External Clock Input Synchronization Control bit IMR1CS = 0 This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. TMR1CS = imer1 Clock Source Select bit 1 = External clock from pin RB6/T10S0/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) TMR1ON: Timer1 On bit 1 = Disables Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Stops Timer1 0 = Writable bit U = Unimplemented bit, read as 'u - n = Value at POR<					

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS: 10h)

7.4 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 7-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF
	100 kHz	15 pF	15 pF
	200 kHz	15 pF	15 pF

Note 1: These values are for design guidance only. Consult AN826 (DS00826A) for further information on Crystal/Capacitor Selection.

7.5 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The spe	The special event triggers from the CCP1									
	module	will	not	set	interrupt	flag	bit				
	TMR1IF	(PIR	1<0>).							

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL registers pair effectively becomes the period register for Timer1.

7.6 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other RESET except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

7.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Bh/8Bh/ 10Bh/18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding re	Holding register for the Most Significant Byte of the 16-bit TMR1 register								uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

9.0 COMPARATOR MODULE

The Comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The On-chip Voltage Reference (Section 10.0) can also be an input to the comparators.

The CMCON register, shown in Register 9-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 9-1.

REGISTER 9-1: CMCON REGISTER (ADDRESS: 01Fh)

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0		
	bit 7					•		bit 0		
bit 7	C2OUT: Cor	mparator 2 Ou	utput							
	<u>When C2IN</u> 1 = C2 VIN+	$\sqrt{-0}$								
	0 = C2 VIN+	< C2 VIN-								
	When COINI	/ - 1.								
	1 = C2 Vin+	<u>< C2</u> VIN-								
	0 = C2 VIN+	> C2 VIN-								
bit 6	C1OUT: Cor	nparator 1 Οι	utput							
	<u>When C1IN</u> 1 = C1 Vint	$\sqrt{-0}$								
	0 = C1 VIN+	< C1 VIN-								
	When C1IN	/= 1.								
	1 = C1 VIN+	< C1 VIN-								
	0 = C1 VIN+	> C1 VIN-								
bit 5	C2INV: Com	parator 2 Out	tput Inversior	1						
	1 = C2 Output inverted 0 = C2 Output not inverted									
bit 4	C1INV: Com	parator 1 Out	tput Inversior	1						
	1 = C1 Output inverted									
	0 = C1 Outp	ut not inverte	d							
bit 3	CIS: Compa	rator Input Sv	vitch							
	Then:	<u> 01110. – 001</u>								
	1 = C1 VIN-	connects to R	A3							
	0 = C1 VIN-	connects to R	2A0							
	When CM2:	<u>CM0 = 010</u>								
	Then:									
	C2 VIN- connects to RA2									
	0 = C1 VIN- connects to RA0									
	C2 VIN-	connects to R	A1							
bit 2-0	Figure 9-1 s	Comparator N	lode nnarator mor	es and CM2.	CM0 bit settings					
	. 19410 0 1 3				ento en ooningo					
	Legend:									
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimp	lemented b	it, read as 'C)'		

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

The data on the RB1/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. If bit BRGH (TXSTA<2>) is clear (i.e., at the low baud rates), the sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 12-3). If bit BRGH is set (i.e., at the high baud rates), the sampling is done on the 3 clock edges preceding the second rising edge after the first falling edge of a x4 clock (Figure 12-4 and Figure 12-5).

FIGURE 12-1: RX PIN SAMPLING SCHEME. BRGH = 0



FIGURE 12-2: RX PIN SAMPLING SCHEME, BRGH = 1



FIGURE 12-3: RX PIN SAMPLING SCHEME, BRGH = 1





FIGURE 12-14: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

NOTES:

13.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers (SFRs). There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (Not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F62X devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The writetime will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

REGISTER 13-1: EEADR REGISTER (ADDRESS: 9Bh)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reserved	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
bit 7							bit 0

bit 7 Unimplemented Address: Must be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations of EEPROM Read/Write Operation

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.1 EEADR

The EEADR register can address up to a maximum of 256 bytes of data EEPROM. Only the first 128 bytes of data EEPROM are implemented and only seven of the eight bits in the register (EEADR<6:0>) are required.

The upper bit is address decoded. This means that this bit should always be '0' to ensure that the address is in the 128 byte memory space.

13.2 EECON1 AND EECON2 REGISTERS

EECON1 is the control register with five low order bits physically implemented. The upper-three bits are nonexistent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Timeout Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

FIGURE 14-2: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 14-3 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-3: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



14.2.4 EXTERNAL CLOCK IN

For applications, where a clock is already available elsewhere, users may directly drive the PIC16F62X provided that this external clock source meets the AC/DC timing requirements listed in Section 17.4. Figure 14-4 shows how an external clock circuit should be configured.



14.2.5 ER OSCILLATOR

For timing insensitive applications, the ER (External Resistor) Clock mode offers additional cost savings. Only one external component, a resistor to VSs, is needed to set the operating frequency of the internal oscillator. The resistor draws a DC bias current which controls the oscillation frequency. In addition to the resistance value, the oscillator frequency will vary from unit to unit, and as a function of supply voltage and temperature. Since the controlling parameter is a DC current and not a capacitance, the particular package type and lead frame will not have a significant effect on the resultant frequency.

Figure 14-5 shows how the controlling resistor is connected to the PIC16F62X. For REXT values below 10k, the oscillator operation becomes sensitive to temperature. For very high REXT values (e.g., 1M), the oscillator becomes sensitive to leakage and may stop completely. Thus, we recommend keeping REXT between 10k and 1M.





Table 14-3 shows the relationship between the resistance value and the operating frequency.

TABLE 14-3: RESISTANCE AND FREQUENCY RELATIONSHIP

Resistance	Frequency
0	10.4 MHz
1K	10 MHz
10K	7.4 MHz
20K	5.3 MHz
47K	3 MHz
100K	1.6 MHz
220K	800 kHz
470K	300 kHz
1M	200 kHz

The ER Oscillator mode has two options that control the unused OSC2 pin. The first allows it to be used as a general purpose I/O port. The other configures the pin as an output providing the Fosc signal (internal clock divided by 4) for test or external synchronization purposes.





FIGURE 14-9: TIMEOUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 14-10: TIMEOUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



© 2003 Microchip Technology Inc.

FIGURE 14-16: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 14-10: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other RESETS
2007h	Config. bits	LVP	BODEN	MCLRE	FOSC2	PWRTE	WDTE	FOSC1	FOSC0	uuuu uuuu	uuuu uuuu
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: -= Unimplemented location, read as "0", + = Reserved for future use

Note 1: Shaded cells are not used by the Watchdog Timer.

14.9 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators, and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated				
	by a WDT timeout does not drive MCLR				
	pin low.				

16.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

16.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

16.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

16.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

16.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

17.1 DC Characteristics: PIC16F62X-04 (Commercial, Industrial, Extended) PIC16F62X-20 (Commercial, Industrial, Extended) PIC16LF62X-04 (Commercial, Industrial)

PIC16LF (Comm	62X-04 nercial, Ind	dustrial)	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
PIC16F62X-04 PIC16F62X-20 (Commercial, Industrial, Extended)			Standard Operating	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq Ta \leq +85^\circ C \mbox{ for industrial and} \\ & 0^\circ C \leq Ta \leq +70^\circ C \mbox{ for commercial and} \\ & -40^\circ C \leq Ta \leq +125^\circ C \mbox{ for extended} \end{array}$				
Param No.	Sym	Characteristic/Device	Min	Тур†	Мах	Units	Conditions	
	Vdd	Supply Voltage						
D001		PIC16LF62X	2.0	_	5.5	V		
D001		PIC16F62X	3.0	_	5.5	V		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5	—	V	Device in SLEEP mode*	
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See section on Power-on Reset for details	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05	_	_	V/ms	See section on Power-on Reset for details*	
D005	VBOD	Brown-out Detect Voltage	3.65 3.65	4.0	4.35 4.4	V V	BODEN configuration bit is set BODEN configuration bit is set, Extended	
	IDD	Supply Current ^{(2), (5)}						
D010		PIC16LF62X	—	0.30	0.6	mA	Fosc = 4.0 MHz, VDD = 2.0 ⁽⁵⁾	
D013			_	1.10 4.0	2.0 7.0	mA mA	Fosc = 4.0 MHz, VDD = 5.5* Fosc = 20.0 MHz, VDD = 5.5	
				20	2.0 30	mA mA μA	Fosc = 20.0 MHz, VDD = 4.3 Fosc = 10.0 MHz, VDD = $3.0^{(6)}$ Fosc = 32 kHz , VDD = 2.0	
D010		PIC16F62X	_	0.60	0.7	mA	Fosc = 4.0 MHz. VDD = 3.0	
			—	1.10	2.0	mA	Fosc = 4.0 MHz, VDD = 5.5*	
D013			—	4.0	7.0	mA	Fosc = 20.0 MHz, VDD = 5.5	
			—	3.80	6.0	mA	Fosc = 20.0 MHz, VDD = 4.5^*	
D014			_	20	30	μA	Fosc = 32 kHz , VDD = 3.0°	

Legend: Rows with standard voltage device data only are shaded for improved readability.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

- The test conditions for all IDD measurements in active Operation mode are:
- OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,
- MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

5: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

6: Commercial temperature only.





FIGURE 18-20: VOL VS IOL OVER TEMP (C) VDD = 5V





READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent						
RE:	Reader Response							
Fron	n: Name							
	Company							
	Address							
	City / State / ZIP / Country							
	Telephone: ()	FAX: ()						
Appl	ication (optional):							
Wou	ld you like a reply?YN							
Devi	Device: PIC16F62X Literature Number: DS40300C							
Que	stions:							
1 \	What are the best features of this do	cument?						
-								
2.	How does this document meet your h	nardware and software development needs?						
-								
-								
3. I	B. Do you find the organization of this document easy to follow? If not, why?							
-								
-								
4.	What additions to the document do y	ou think would enhance the structure and subject?						
-								
5 \	What deletions from the document or	ould be made without affecting the overall usefulness?						
5.		Sud be made without anecting the overall usefulness?						
-								
6. I	s there any incorrect or misleading in	nformation (what and where)?						
-								
7. I	How would you improve this docume	nt?						
-								

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen** Microchip Technology Consulting (Shanghai)

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626 **China - Qingdao**

Rm. B503, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 **India** Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 **EUROPE** Austria Microchip Technology Austria GmbH Durisolstrasse 2

Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 United Kingdom Microchip Ltd.

Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

12/05/02