



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	224 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f628-04-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 5-3: BLOCK DIAGRAM OF THE RA3/AN3 PIN



	Functio	Input	Output	
Name	n	Туре	Туре	Description
RA0/AN0	RA0	ST	CMOS	Bi-directional I/O port
	AN0	AN	—	Analog comparator input
RA1/AN1	RA1	ST	CMOS	Bi-directional I/O port
	AN1	AN	_	Analog comparator input
RA2/AN2/VREF	RA2	ST	CMOS	Bi-directional I/O port
	AN2	AN	—	Analog comparator input
	VREF		AN	VREF output
RA3/AN3/CMP1	RA3	ST	CMOS	Bi-directional I/O port
	AN3	AN	—	Analog comparator input
	CMP1		CMOS	Comparator 1 output
RA4/T0CKI/CMP2	RA4	ST	OD	Bi-directional I/O port
	TOCKI	ST	—	External clock input for TMR0 or comparator output. Output is open drain type
	CMP2		OD	Comparator 2 output
RA5/MCLR/Vpp	RA5	ST	_	Input port
	MCLR	ST	—	Master clear
	Vpp	ΗV	_	Programming voltage input. When configured as MCLR, this pin is an active low RESET to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation
RA6/OSC2/CLKOUT	RA6	ST	CMOS	Bi-directional I/O port.
	OSC2	XTAL	—	Oscillator crystal output. Connects to crystal resonator in Crystal Oscillator mode.
	CLKOUT	_	CMOS	In ER/INTRC mode, OSC2 pin can output CLKOUT, which has 1/4 the frequency of OSC1
RA7/OSC1/CLKIN	RA7	ST	CMOS	Bi-directional I/O port
	OSC1	XTAL	_	Oscillator crystal input
	CLKIN	ST	_	External clock source input. ER biasing pin.
	44 Tui a a a i a		$\chi = 11$ sh χ	

TABLE 5-1: PORTA FUNCTIONS

Legend: ST = Schmitt Trigger input HV = High Voltage OD = Open Drain AN = Analog





© 2003 Microchip Technology Inc.

Name	Function	Input Type	Output Type	Description				
RB0/INT	RB0	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.				
	INT	ST	—	External interrupt.				
RB1/RX/DT	RB1	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.				
	RX	ST		USART Receive Pin				
	DT	ST	CMOS	Synchronous data I/O				
RB2/TX/CK	RB2	TTL	CMOS	Bi-directional I/O port				
	ТΧ	—	CMOS	USART Transmit Pin				
	СК	ST	CMOS	Synchronous Clock I/O. Can be software programmed for internal weak pull-up.				
RB3/CCP1	RB3	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.				
	CCP1	ST	CMOS	Capture/Compare/PWM/I/O				
RB4/PGM	RB4	TTL	CMOS	Bi-directional I/O port. Can be software programmed for internal weak pull-up.				
	PGM	ST	—	Low voltage programming input pin. Interrupt-on-pin change. When low voltage programming is enabled, the interrupt-on-pin change and weak pull-up resistor are disabled.				
RB5	RB5	TTL	CMOS	Bi-directional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.				
RB6/T1OSO/T1CKI/ PGC	RB6	TTL	CMOS	Bi-directional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.				
	T10SO	—	XTAL	Timer1 Oscillator Output				
	T1CKI	ST	_	Timer1 Clock Input				
	PGC	ST	_	ICSP Programming Clock				
RB7/T1OSI/PGD	RB7	TTL	CMOS	Bi-directional I/O port. Interrupt-on-pin change. Can be software programmed for internal weak pull-up.				
	T1OSI	XTAL		Timer1 Oscillator Input				
	PGD	ST	CMOS	ICSP Data I/O				
Legend: O = Out — = Not	put used	CM	OS = CMOS = Input	S Output P = Power ST = Schmitt Trigger Input				
TTL = TTL	Input	OD	= Open	Drain Output AN = Analog				

PORTE FUNCTIONS

SUMMARY OF REGISTERS ASSOCIATED WITH PORTB⁽¹⁾ TABLE 5-4:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
86h, 186h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: u = unchanged, x = unknown **Note 1:** Shaded bits are not used by PORTB.

6.3 Timer0 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no postscaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.



FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT

9.0 COMPARATOR MODULE

The Comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The On-chip Voltage Reference (Section 10.0) can also be an input to the comparators.

The CMCON register, shown in Register 9-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 9-1.

REGISTER 9-1: CMCON REGISTER (ADDRESS: 01Fh)

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
	bit 7					•		bit 0
bit 7	C2OUT: Cor	mparator 2 Ou	utput					
	<u>When C2IN</u> 1 = C2 VIN+	$\sqrt{-0}$						
	0 = C2 VIN+	< C2 VIN-						
	When COINI	/ - 1.						
	1 = C2 Vin+	<u>< C2</u> VIN-						
	0 = C2 VIN+	> C2 VIN-						
bit 6	C1OUT: Cor	nparator 1 Οι	utput					
	<u>When C1IN</u> 1 = C1 Vint	$\sqrt{-0}$						
	0 = C1 VIN+	< C1 VIN-						
	When C1IN	/= 1.						
	1 = C1 VIN+	< C1 VIN-						
	0 = C1 VIN+	> C1 VIN-						
bit 5	C2INV: Com	parator 2 Out	tput Inversior	I				
	1 = C2 Outp 0 = C2 Outp	ut inverted ut not inverte	d					
bit 4	C1INV: Com	parator 1 Out	tput Inversior	ı				
	1 = C1 Outp	ut inverted						
	0 = C1 Outp	ut not inverte	d					
bit 3	CIS: Compa	rator Input Sv	vitch					
	Then:	<u> 01110. – 001</u>						
	1 = C1 VIN-	connects to R	A3					
	0 = C1 VIN-	connects to R	2A0					
	When CM2:	<u>CM0 = 010</u>						
	Then: $1 = C1 V_{INI-1}$	connects to R	νΔ3					
	C2 VIN-	connects to R	A2					
	0 = C1 VIN-	connects to R	A0					
	C2 VIN-	connects to R	A1					
bit 2-0	Figure 9-1 s	Comparator N	lode nnarator mor	les and CM2·(CM0 bit settings			
	. 19410 0 1 3				ento en ooningo			
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimp	lemented b	it, read as 'C)'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

9.6 Comparator Interrupts

The Comparator Interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the Comparator Interrupt Flag. The CMIF bit must be RESET by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	lf	а	change	in	the	CMCON	register					
	(C1OUT or C2OUT) should occur when a											
	read operation is being executed (start of											
	the Q2 cycle), then the CMIF (PIR1<6>)											
	interrupt flag may not get set.											

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any write or read of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

9.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from SLEEP mode when enabled. While the comparator is powered-up, higher SLEEP currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes-up from SLEEP, the contents of the CMCON register are not affected.

9.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state. This forces the Comparator module to be in the comparator RESET mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered-down during the RESET interval.

9.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 9-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A source impedance of maximum 10 kΩ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

11.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISB<3> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTB I/O data
	latch.

Figure 11-2 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 11.3.3.

FIGURE 11-2: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 11-3) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 11-3: PWM OUTPUT



11.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • Tosc • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 8.0) is not used in the determination of the PWM frequency. The postscaler could be used to have an interrupt occur at a different frequency than the PWM output.





12.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return to zero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8 bits. A dedicated 8-bit baud rate generator is used to derive baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver

12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-5. The heart of the transmitter is the transmitt (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in

software. It will RESET only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. STATUS bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-5). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-7). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will RESET the transmitter. As a result the RB2/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART TI	ransmit I	Register						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	PBRG Baud Rate Generator Register									0000 0000

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.





FIGURE 12-13: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)





FIGURE 12-14: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

12.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in Slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

1. Enable the synchronous master serial port by

setting bits SYNC and SPEN and clearing bit CSRC.

- 2. If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART T	ransmit I	Register						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register										0000 0000

TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

TABLE 12-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive F	Register						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register									0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

13.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead it is indirectly addressed through the Special Function Registers (SFRs). There are four SFRs used to read and write this memory. These registers are:

- EECON1
- EECON2 (Not a physically implemented register)
- EEDATA
- EEADR

EEDATA holds the 8-bit data for read/write, and EEADR holds the address of the EEPROM location being accessed. PIC16F62X devices have 128 bytes of data EEPROM with an address range from 0h to 7Fh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The writetime will vary with voltage and temperature as well as from chip to chip. Please refer to AC specifications for exact limits.

When the device is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access this memory.

Additional information on the Data EEPROM is available in the PICmicro[™] Mid-Range Reference Manual, (DS33023).

REGISTER 13-1: EEADR REGISTER (ADDRESS: 9Bh)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reserved	EADR6	EADR5	EADR4	EADR3	EADR2	EADR1	EADR0
bit 7							bit 0

bit 7 Unimplemented Address: Must be set to '0'

bit 6-0 **EEADR**: Specifies one of 128 locations of EEPROM Read/Write Operation

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

13.1 EEADR

The EEADR register can address up to a maximum of 256 bytes of data EEPROM. Only the first 128 bytes of data EEPROM are implemented and only seven of the eight bits in the register (EEADR<6:0>) are required.

The upper bit is address decoded. This means that this bit should always be '0' to ensure that the address is in the 128 byte memory space.

13.2 EECON1 AND EECON2 REGISTERS

EECON1 is the control register with five low order bits physically implemented. The upper-three bits are nonexistent and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Timeout Reset during normal operation. In these situations, following RESET, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit EEIF in the PIR1 register is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the Data EEPROM write sequence.

SUBWF	Subtract W from f							
Syntax:	[<i>label</i>] SUBWF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$							
Operation:	(f) - (W) \rightarrow (dest)							
Status Affected:	C, DC, Z							
Encoding:	00 0010 dfff ffff							
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.							
Words:	1							
Cycles:	1							
Example 1:	SUBWF REG1, 1							
	Before Instruction REG1 = 3 $W = 2$ $C = ?$ After Instruction REG1 = 1 $W = 2$ $C = -1$; result is positive							
	Z = DC = 1							
Example 2:	Before Instruction							
	REG1 = 2 W = 2 C = ?							
	After Instruction							
	REG1 = 0 W = 2 C = 1; result is zero Z = DC = 1							
Example 3:	Before Instruction							
	REG1 = 1 W = 2 C = ?							
	After Instruction							
	REG1 = 0xFF $W = 2$ $C = 0; result is negative$ $Z = DC = 0$							

	Swap Nibbles in f						
Syntax:	[<i>label</i>] SWAPF f,d						
Operands:	$0 \le f \le 127$ d $\in [0,1]$						
Operation:	(f<3:0>) → (dest<7:4>), (f<7:4>) → (dest<3:0>)						
Status Affected:	None						
Encoding:	00 1110 dfff ffff						
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.						
Words:	1						
Cycles:	1						
Example	SWAPF REG1, 0						
	Before Instruction						
	REG1 = 0xA5						
	After Instruction						
	$\begin{array}{rcl} REG1 = & 0xA5 \\ W & = & 0x5A \end{array}$						
TRIS	Load TRIS Register						
TRIS Syntax:	Load TRIS Register [label] TRIS f						
TRIS Syntax: Operands:	Load TRIS Register [<i>label</i>] TRIS f $5 \le f \le 7$						
TRIS Syntax: Operands: Operation:	Load TRIS Register [label] TRIS f $5 \le f \le 7$ (W) \rightarrow TRIS register f;						
TRIS Syntax: Operands: Operation: Status Affected:	Load TRIS Register [label] TRIS f $5 \le f \le 7$ (W) \rightarrow TRIS register f; None						
TRIS Syntax: Operands: Operation: Status Affected: Encoding:	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fff						
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description:	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.						
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.1						
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	Load TRIS Register[label] TRIS f $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.11						
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None0001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.11						

16.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include analog input, push button switches and eight LEDs.

16.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

16.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

16.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

16.18 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

DC Characteristics			Standard Operating Conditions (unless otherwise stated)					
Parameter No.	Sym	Characteristic	Min Typ† Max		Units	Conditions		
		Data EEPROM Memory						
D120	ED	Endurance	1M*	10M	_	E/W	25°C at 5V	
D121	Vdrw	VDD for read/write	VMIN	—	5.5	V	VMIN = Minimum operating	
							voltage	
D122	TDEW	Erase/Write cycle time	—	4	8*	ms		
		Program FLASH Memory	•		•	•	•	
D130	Eр	Endurance	1000*	10000	—	E/W		
D131	Vpr	VDD for read	Vmin	—	5.5	V	VMIN = Minimum operating	
							voltage	
D132	VPEW	VDD for erase/write	4.5	—	5.5	V		
D133	TPEW	Erase/Write cycle time	—	4	8*	ms		

TABLE 17-3: DC CHARACTERISTICS: PIC16F62X, PIC16LF62X

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

17.4 Timing Diagrams and Specifications

FIGURE 17-6: EXTERNAL CLOCK TIMING







Param No.	Sym	Characteristic	Min	Тур†	Max	Units	
10*	TosH2ckL	OSC1↑ to CLKOUT↓	16F62X	—	75	200	ns
10A*			16LF62X	—	_	400	ns
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]	16F62X	—	75	200	ns
11A*			16LF62X	—	—	400	ns
12*	TckR	CLKOUT rise time	16F62X	—	35	100	ns
12A*			16LF62X	—	_	200	ns
13*	TckF	CLKOUT fall time	16F62X	—	35	100	ns
13A*			16LF62X	—		200	ns
14*	TckL2ioV	CLKOUT \downarrow to Port out valid	—	_	20	ns	
15*	TioV2ckH	Port in valid before	16F62X	Tosc+200 ns			ns
		CLKOUT ↑	16LF62X	Tosc=400 ns		—	ns
16*	TckH2iol	Port in hold after CLKOUT ↑	0	_	—	ns	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to	16F62X	—	50	150*	ns
		Port out valid	16LF62X	—	_	300	ns
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalic (I/O in hold time)	100 200	_	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP No Prescaler			0.5Tcy + 20	—	—	ns	
	input low time			16F62X	10	—	—	ns	
			With Prescaler	16LF62X	20	—	—	ns	
51*	1* TccH CCP		No Prescaler		0.5Tcy + 20	—	—	ns	
	i	input high time		16F62X	10	—	—	ns	
		With Prescaler	16LF62X	20	—	_	ns		
52*	TccP	CCP input perio	d		<u>3Tcy + 40</u> N	—		ns	N = prescale value (1,4 or 16)
53*	3* TccR CCP output rise time		time	16F62X		10	25	ns	
				16LF62X		25	45	ns	
54*	* TccF CCP output fall time		16F62X		10	25	ns		
			16LF62X		25	45	ns		

TABLE 17-8: CAPTURE/COMPARE/PWM REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-12: TIMER0 CLOCK TIMING



TABLE 17-9: TIMER0 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
40	Tt0H	T0CKI High Pulse Width No Prescaler		0.5 Tcy + 20*		—	ns	
			With Prescaler	10*		—	ns	
41	Tt0L	T0CKI Low Pulse Width No Prescaler		0.5 Tcy + 20*		—	ns	
			With Prescaler	10*		—	ns	
42	Tt0P	T0CKI Period		<u>Tcy + 40</u> * N	—	—	ns	N = prescale value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. **Note:** The graphs and tables provided in this section are for design guidance and are not tested.



FIGURE 18-12: △ITMR10SC VS VDD OVER TEMP (0C to +70°C) SLEEP MODE, TIMER1 OSCILLATOR, 32 kHz XTAL





PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device Fre	-XX equency Bange	X Temperature Range	/XX Package	XXX Pattern	Exa a)	PIC16F627 - 04/P 301 = Commercial Temp.,
	Range	range			b)	pattern #301. PIC16LF627 - 04I/SO = Industrial Temp.,
Device	PIC16F62) PIC16F62) PIC16LF62 PIC16LF62	X: Standard VDD XT VDD range 3.0' 2X: VDD range 2.0' 2XT: VDD range 2.0'	range 3.0V to 5 V to 5.5V (Tape V to 5.5V V to 5.5V (Tape	.5V and Reel) and Reel)		SOIC package, 200 kHz, extended VDD limits.
Frequency Range	$ \begin{array}{rcrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	200 kHz (LP osc) MHz (XT and ER o 20 MHz (HS osc)	esc)			
Temperature Range	- = = - E = -	0°C to +70°C -40°C to +85°C 40°C to +125°C				
Package	P = F SO = S SS = S	PDIP SOIC (Gull Wing, 30 SSOP (209 mil)	0 mil body)			
Pattern	3-Digit Pat	tern Code for QTP	blank otherwise	e).		

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.