



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	224 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf627-04-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 PIC16F62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16F62X Product Identification System section (Page 167) at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

### 1.1 FLASH Devices

FLASH devices can be erased and reprogrammed electrically. This allows the same device to be used for prototype development, pilot programs and production.

A further advantage of the electrically-erasable FLASH is that it can be erased and reprogrammed in-circuit, or by device programmers, such as Microchip's PICSTART<sup>®</sup> Plus, or PRO MATE<sup>®</sup> II programmers.

#### 1.2 Quick-Turnaround Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium-to-high quantity of units and whose code patterns have stabilized. The devices are standard FLASH devices but with all program locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

### 1.3 Serialized Quick-Turnaround Production (SQTP<sup>sm</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

#### 3.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Detect.

Note: BOD is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOD is cleared, indicating a brown-out has occurred. The BOD STATUS bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

#### REGISTER 3-6: PCON REGISTER (ADDRESS: 0Ch)

U-0	U-0	U-0	U-0	R/W-1	U-0	R/W-q	R/W-q
_	_	_	—	OSCF	_	POR	BOD
bit 7							bit 0

- bit 7-4 Unimplemented: Read as '0'
- bit 3 OSCF: INTRC/ER oscillator frequency
  - 1 = 4 MHz typical<sup>(1)</sup>
  - 0 = 37 KHz typical
- bit 2 Unimplemented: Read as '0'
- bit 1 **POR**: Power-on Reset STATUS bit
  - 1 = No Power-on Reset occurred
    - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOD: Brown-out Detect STATUS bit

- 1 = No Brown-out Reset occurred
  - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
  - **Note 1:** When in ER Oscillator mode, setting OSCF = 1 will cause the oscillator frequency to change to the frequency specified by the external resistor.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# PIC16F62X





#### FIGURE 5-3: BLOCK DIAGRAM OF THE RA3/AN3 PIN





# FIGURE 5-9: BLOCK DIAGRAM OF



#### 6.3 Timer0 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no postscaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.



FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT

# PIC16F62X

ER 12-2:	RCSTA: R	ECEIVE S	TATUS AI	ND CONTR	OL REGIST	ER (ADDR	ESS: 18h	)
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D
	bit 7							bit 0
bit 7	SPEN: Seria (Configures 1 = Serial po 0 = Serial po	al Port Enable RB1/RX/DT a ort enabled ort disabled	e bit and RB2/TX/	CK pins as se	rial port pins wh	en bits TRISI	3<2:17> are	set)
bit 6	<b>RX9</b> : 9-bit R 1 = Selects 9 0 = Selects 9	eceive Enabl 9-bit receptio 8-bit receptio	le bit n n					
bit 5	SREN: Sing Asynchronou Don't care Synchronou 1 = Enab 0 = Disab This bit is Synchronou Unused in	le Receive Er us mode: e s mode - mas les single rec les single rec cleared after s mode - slav n this mode	nable bit ster: seive ceive r reception is <u>/e</u> :	complete.				
bit 4	<b>CREN</b> : Cont <u>Asynchronou</u> 1 = Enab 0 = Disat <u>Synchronou</u> 1 = Enab 0 = Disat	inuous Rece us mode: les continuou oles continuou <u>s mode</u> : les continuou oles continuou	ive Enable bi us receive us receive us receive un us receive	t til enable bit C	REN is cleared	(CREN overr	ides SREN)	
bit 3	ADEN: Addr Asynchronou 1 = Enabl 0 = Disab Asynchronou Unused ir Synchron Unused ir	ress Detect E us mode 9-bi es address d les address d us mode 8-bi n this mode ous mode n this mode	inable bit <u>t (RX9 = 1)</u> : letection, ena detection, all <u>t (RX9=0)</u> :	able interrupt a bytes are rece	ind load of the r ived, and ninth	eceive buffer bit can be us	when RSR< ed as PARIT	8> is set Ƴ bit
bit 2	FERR: Fram 1 = Framing 0 = No frami	ning Error bit error (Can b ing error	e updated by	reading RCR	EG register and	receive next	valid byte)	
bit 1	<b>OERR</b> : Over 1 = Overrun 0 = No overr	rrun Error bit error (Can b un error	e cleared by	clearing bit CF	REN)			
bit 0	<b>RX9D</b> : 9th b	it of received	data (Can b	e PARITY bit)				
	Legend:							
	R = Reada	ble bit	W = V	Vritable bit	U = Unimp	lemented b	it, read as '	0'

REGISTER 12-2:	RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS: 18h)

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC, and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.

<b>TABLE 12-7</b> :	<b>REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION</b>
---------------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -00	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00:	x 0000 -00x
1Ah	RCREG	USART Re	ceive Re	egister						0000 000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -00	0000-0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -01	0 0000 -010
99h	SPBRG	Baud Rate	Generat	or Regist	ter					0000 000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

#### 12.5.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in Slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

1. Enable the synchronous master serial port by

setting bits SYNC and SPEN and clearing bit CSRC.

- 2. If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART T	ransmit I	Register						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Genera	ator Reg	ister					0000 0000	0000 0000

#### TABLE 12-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

#### TABLE 12-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF		CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive F	Register						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Genera	ator Reg	ister					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

#### 14.2.6 INTERNAL 4 MHz OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and  $25^{\circ}C$ , see "Electrical Specifications" section for information on variation over voltage and temperature.

#### 14.2.7 CLKOUT

The PIC16F62X can be configured to provide a clock out signal by programming the configuration word. The oscillator frequency, divided by 4 can be used for test purposes or to synchronize other logic.

#### 14.3 Special Feature: Dual Speed Oscillator Modes

A software programmable Dual Speed Oscillator mode is provided when the PIC16F62X is configured in either ER or INTRC Oscillator modes. This feature allows users to dynamically toggle the oscillator speed between 4 MHz and 37 kHz. In ER mode, the 4 MHz setting will vary depending on the value of the external resistor. Also in ER mode, the 37 kHz operation is fixed and does not vary with resistor value. Applications that require low current power savings, but cannot tolerate putting the part into SLEEP, may use this mode.

The OSCF bit in the PCON register is used to control Dual Speed mode. See Section 3.2.2.6, Register 3-4.

#### 14.4 RESET

The PIC16F62X differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during SLEEP
- d) WDT Reset (normal operation)
- e) WDT Wake-up (SLEEP)
- f) Brown-out Detect (BOD)

Some registers are not affected in any RESET condition; their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset, MCLR Reset, WDT Reset and MCLR Reset during SLEEP. They are not affected by a WDT Wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different RESET situations as indicated in Table 14-5. These bits are used in software to determine the nature of the RESET. See Table 14-8 for a full description of RESET states of all registers.

A simplified block diagram of the on-chip RESET circuit is shown in Figure 14-6.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Table 17-6 for pulse width specification.



ADDLW	Add Literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Encoding:	11 111x kkkk kkkk
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.
Words:	1
Cycles:	1
Example	ADDLW 0x15
	Before Instruction W = 0x10 After Instruction W = 0x25

1	5.1	Instruction	Descriptions
---	-----	-------------	--------------

ANDLW	AND Literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Encoding:	11 1001 kkkk kkkk
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	ANDLW 0x5F
	Before Instruction W = 0xA3
	After Instruction W = 0x03
ANDWF	AND W with f
ANDWF Syntax:	AND W with f [ <i>label</i> ] ANDWF f,d
ANDWF Syntax: Operands:	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$
ANDWF Syntax: Operands: Operation:	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest)
ANDWF Syntax: Operands: Operation: Status Affected:	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest) Z
ANDWF Syntax: Operands: Operation: Status Affected: Encoding:	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest) Z 00 0101 dfff ffff
ANDWF Syntax: Operands: Operation: Status Affected: Encoding: Description:	AND W with f [ label ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest) Z 00 0101 dfff ffff AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.
ANDWF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest) Z 00 0101 dfff ffff AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1
ANDWF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest) Z 00 0101 dfff ffff AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 1
ANDWF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	AND W with f [ <i>label</i> ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest) Z 00 0101 dfff ffff AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 1 ANDWF REG1, 1

ADDWF	Add W and f				
Syntax:	[ <i>label</i> ] ADDWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$				
Operation:	$(W) + (f) \rightarrow (dest)$				
Status Affected:	C, DC, Z				
Encoding:	00 0111 dfff ffff				
Description:	Add the contents of the W regis- ter with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	ADDWF REG1, 0				
	Before Instruction W = 0x17 REG1 = 0xC2 After Instruction W = 0xD9 REG1 = 0xC2 Z = 0 C = 0 DC = 0				

IORLW	Inclusive OR Literal with W						
Syntax:	[ label ]	IORLV	Vk				
Operands:	$0 \le k \le 255$						
Operation:	(W) .OR. $k \rightarrow$ (W)						
Status Affected:	Z						
Encoding:	11	1000	kkkk	kkkk			
Description:	The cor OR'ed v The res register	ntents of with the e sult is pla	the W reg eight bit lit ced in the	jister is eral 'k'. ∋ W			
Words:	1						
Cycles:	1						
Example	IORLW	0x35					
	Before After In	Instruction W = $0x!$ struction W = $0x!$ Z = $0$	on 9A BF				

MOVLW	Move Literal to W					
Syntax:	[ label ]	MOVL	Wk			
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow (W)$					
Status Affected:	None					
Encoding:	11 00xx kkkk kkkk					
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.					
Words:	1					
Cycles:	1					
Example	MOVLW	0x5A				
	After Ins W	struction = 0x5/	4			

IORWF	Inclusive OR W with f				
Syntax:	[ <i>label</i> ] IORWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$				
Operation:	(W) .OR. (f) $\rightarrow$ (dest)				
Status Affected:	Z				
Encoding:	00 0100 dfff ffff				
Description:	register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.				
Words:	1				
Cycles:	1				
Example	IORWF REG1, 0				
	Before Instruction REG1 = 0x13 $W = 0x91$ After Instruction REG1 = 0x13 $W = 0x93$ $Z = 1$				

MOVF	Move f						
Syntax:	[label] MOVF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$						
Operation:	$(f) \rightarrow (dest)$						
Status Affected:	Z						
Encoding:	00 1000 dfff ffff						
Description:	ne contents of register 1 is moved to a destination depen- dent upon the status of d. If $d =$ 0, destination is W register. If d = 1, the destination is file regis- ter f itself. d = 1 is useful to test a file register since status flag Z is affected.						
Words:	1						
Cycles:	1						
Example	MOVF REG1, 0						
	After Instruction W= value in REG1 register Z = 1						

SUBWF	Subtract W from f					
Syntax:	[ <i>label</i> ] SUBWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$					
Operation:	(f) - (W) $\rightarrow$ (dest)					
Status Affected:	C, DC, Z					
Encoding:	00 0010 dfff fff					
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example 1:	SUBWF REG1, 1					
	Before Instruction REG1 = 3 $W = 2$ $C = ?$ After Instruction REG1 = 1 $W = 2$ $C = -1$ ; result is positive					
	Z = DC = 1					
Example 2:	Before Instruction					
	REG1 = 2 W = 2 C = ?					
	After Instruction					
	REG1 = 0 W = 2 C = 1; result is zero Z = DC = 1					
Example 3:	Before Instruction					
	REG1 = 1 W = 2 C = ?					
	After Instruction					
	REG1 = 0xFF $W = 2$ $C = 0; result is negative$ $Z = DC = 0$					

	Swap Nibbles in f							
Syntax:	[ <i>label</i> ] SWAPF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$							
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$							
Status Affected:	None							
Encoding:	00 1110 dfff ffff							
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'							
Words:	1							
Cycles:	1							
Example	SWAPF REG1, 0							
	Before Instruction							
	REG1 = 0xA5							
	After Instruction							
	$\begin{array}{rcl} REG1 = & 0xA5 \\ W & = & 0x5A \end{array}$							
TRIS	Load TRIS Register							
TRIS Syntax:	Load TRIS Register [ label ] TRIS f							
TRIS Syntax: Operands:	Load TRIS Register [ <i>label</i> ] TRIS f $5 \le f \le 7$							
TRIS Syntax: Operands: Operation:	Load TRIS Register [ label ] TRIS f $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f;							
TRIS Syntax: Operands: Operation: Status Affected:	Load TRIS Register [ label ] TRIS f $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f; None							
TRIS Syntax: Operands: Operation: Status Affected: Encoding:	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f;None00000001100fff							
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description:	Load TRIS Register[ label ]TRISf $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.							
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.1							
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	Load TRIS Register[ label ] TRIS f $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.11							
TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) $\rightarrow$ TRIS register f;None0001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.11							

#### 16.19 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

#### 16.20 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

### 16.21 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

### 16.22 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and RFLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

# PIC16F62X









Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC		4	MHz	XT and ER Osc mode, VDD = 5.0V
			DC	_	20	MHz	HS Osc mode
			DC	—	200	kHz	LP Osc mode
		Oscillator Frequency <sup>(1)</sup>		_	4	MHz	ER Osc mode, VDD = 5.0V
			0.1	—	4	MHz	XT Osc mode
			1	_	20 200	MHz kHz	HS Osc mode LP Osc mode
			3.65	4	4.28	MHz	INTRC mode (fast), VDD = 5.0V
				37		kHz	INTRC mode (slow)
4	INTRC	Internal Calibrated RC	3.65	4.00	4.28	MHz	VDD = 5.0V
5	ER	External Biased ER Frequency	10 kHz		8 MHz		VDD = 5.0V
1	Tosc	External CLKIN Period <sup>(1)</sup>	250		—	ns	XT and ER Osc mode
			50	—	—	ns	HS Osc mode
			5	—	—	μs	LP Osc mode
		Oscillator Period <sup>(1)</sup>	250		_	ns	ER Osc mode
			250	—	10,000	ns	XT Osc mode
			50	—	1,000	ns	HS Osc mode
			5			μs	LP Osc mode
				250		ns	INTRC mode (fast)
				27		μs	INTRC mode (slow)
2	Тсу	Instruction Cycle Time	1.0	TCY	DC	ns	Tcy = 4/Fosc
3	TosL, TosH	External CLKIN (OSC1) High External CLKIN Low	100 *		_	ns	XT oscillator, Tosc L/H duty cycle*

#### TABLE 17-4: EXTERNAL CLOCK TIMING REQUIREMENTS

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time-based period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max" cycle time limit is "DC" (no clock) for all devices.

Note: The graphs and tables provided in this section are for design guidance and are not tested.

#### FIGURE 18-2: MAXIMUM IDD vs Fosc OVER VDD (HS MODE)



FIGURE 18-3: TYPICAL IDD VS FOSC OVER VDD (XT MODE)







#### FIGURE 18-4: TYPICAL IDD vs Fosc OVER VDD (XT MODE)





Note: The graphs and tables provided in this section are for design guidance and are not tested.

#### FIGURE 18-26: MAXIMUM IDD vs VDD OVER TEMPERATURE (-40 TO +125°C) INTERNAL 4 MHz OSCILLATOR







## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.   Device Fre	-XX   equency Bange	X   Temperature Range	/XX   Package	XXX   Pattern	<b>Exa</b> a)	PIC16F627 - 04/P 301 = Commercial Temp.,
	Range	range			b)	pattern #301. PIC16LF627 - 04I/SO = Industrial Temp.,
Device	PIC16F62) PIC16F62) PIC16LF62 PIC16LF62	X: Standard VDD XT VDD range 3.0' 2X: VDD range 2.0' 2XT: VDD range 2.0'	range 3.0V to 5 V to 5.5V (Tape V to 5.5V V to 5.5V (Tape	.5V and Reel) and Reel)		SOIC package, 200 kHz, extended VDD limits.
Frequency Range	$ \begin{array}{rcrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	200 kHz (LP osc) MHz (XT and ER o 20 MHz (HS osc)	esc)			
Temperature Range	- =   = - E = -	0°C to +70°C -40°C to +85°C 40°C to +125°C				
Package	P = F SO = S SS = S	PDIP SOIC (Gull Wing, 30 SSOP (209 mil)	0 mil body)			
Pattern	3-Digit Pat	tern Code for QTP	blank otherwise	e).		

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.