



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 4MHz  |
| Connectivity               | UART/USART  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                       |
| Number of I/O              | 16  |
| Program Memory Size        | 1.75КВ (1К х 14)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 128 x 8   |
| RAM Size                   | 224 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 18-SOIC (0.295", 7.50mm Width)  |
| Supplier Device Package    | 18-SOIC   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf627t-04-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

# PIC16F62X

# **Pin Diagrams**



# **Device Differences**

| Device  | Voltage<br>Range | Oscillator | Process<br>Technology<br>(Microns) |  |
|---|------------------|------------|------------------------------------|--|
| PIC16F627   | 3.0 - 5.5        | (Note 1)   | 0.7                                |  |
| PIC16F628   | 3.0 - 5.5        | (Note 1)   | 0.7                                |  |
| PIC16LF627  | 2.0 - 5.5        | (Note 1)   | 0.7                                |  |
| PIC16LF628  | 2.0 - 5.5        | (Note 1)   | 0.7                                |  |
| Note 1: If you change from this device to another device, please verify oscillator characteristics in your application. |                  |            |                                    |  |

NOTES:

# 3.0 MEMORY ORGANIZATION

## 3.1 Program Memory Organization

The PIC16F62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h - 03FFh) for the PIC16F627 and 2K x 14 (0000h - 07FFh) for the PIC16F628 are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 1K x 14 space (PIC16F627) or 2K x 14 space (PIC16F628). The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 3-1).

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK



# 3.2 Data Memory Organization

The data memory (Figure 3-2) is partitioned into four banks, which contain the general purpose registers and the Special Function Registers (SFR). The SFR's are located in the first 32 locations of each Bank. Register locations 20-7Fh, A0h-FFh, 120h-14Fh, 170h-17Fh and 1F0h-1FFh are general purpose registers implemented as static RAM.

The Table below lists how to access the four banks of registers:

|       | RP1 | RP0 |
|-------|-----|-----|
| Bank0 | 0   | 0   |
| Bank1 | 0   | 1   |
| Bank2 | 1   | 0   |
| Bank3 | 1   | 1   |

Addresses F0h-FFh, 170h-17Fh and 1F0h-1FFh are implemented as common RAM and mapped back to addresses 70h-7Fh.

#### 3.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as  $224 \times 8$  in the PIC16F62X. Each is accessed either directly or indirectly through the File Select Register FSR (See Section 3.4).

#### FIGURE 3-2: DATA MEMORY MAP OF THE PIC16F627 AND PIC16F628

| Indirect addr.(1) | 00h | Indirect addr. <sup>(1)</sup> | 80h | Indirect addr. <sup>(1)</sup> | 100h | Indirect addr. <sup>(1)</sup> | 18 |
|-------------------|-----|-------------------------------|-----|-------------------------------|------|-------------------------------|----|
| TMR0              | 01h | OPTION                        | 81h | TMR0                          | 101h | OPTION                        | 1  |
| PCL               | 02h | PCL                           | 82h | PCL                           | 102h | PCL                           | 1  |
| STATUS            | 03h | STATUS                        | 83h | STATUS                        | 103h | STATUS                        | 1  |
| FSR               | 04h | FSR                           | 84h | FSR                           | 104h | FSR                           | 1  |
| PORTA             | 05h | TRISA                         | 85h |                               | 105h |                               | 1  |
| PORTB             | 06h | TRISB                         | 86h | PORTB                         | 106h | TRISB                         | 1  |
|                   | 07h |                               | 87h |                               | 107h |                               | 1  |
|                   | 08h |                               | 88h |                               | 108h |                               | 1  |
|                   | 09h |                               | 89h |                               | 109h |                               | 1  |
| PCLATH            | 0Ah | PCLATH                        | 8Ah | PCLATH                        | 10Ah | PCLATH                        | 1  |
| INTCON            | 0Bh | INTCON                        | 8Bh | INTCON                        | 10Bh | INTCON                        | 1  |
| PIR1              | 0Ch | PIE1                          | 8Ch |                               | 10Ch |                               | 1  |
|                   | 0Dh |                               | 8Dh |                               | 10Dh |                               | 1  |
| TMR1L             | 0Eh | PCON                          | 8Eh |                               | 10Eh |                               | 1  |
| TMR1H             | 0Fh |                               | 8Fh |                               | 10Fh |                               | 1  |
| T1CON             | 10h |                               | 90h |                               |      |                               | 1  |
| TMR2              | 11h |                               | 91h |                               |      |                               |    |
| T2CON             | 12h | PR2                           | 92h |                               |      |                               |    |
|                   | 13h |                               | 93h |                               |      |                               |    |
|                   | 14h |                               | 94h |                               |      |                               |    |
| CCPR1L            | 15h |                               | 95h |                               |      |                               |    |
| CCPR1H            | 16h |                               | 96h |                               |      |                               |    |
| CCP1CON           | 17h |                               | 97h |                               |      |                               |    |
| RCSTA             | 18h | TXSTA                         | 98h |                               |      |                               |    |
| TXREG             | 19h | SPBRG                         | 99h |                               |      |                               |    |
| RCREG             | 1Ah | EEDATA                        | 9Ah |                               |      |                               |    |
|                   | 1Bh | EEADR                         | 9Bh |                               |      |                               |    |
|                   | 1Ch | EECON1                        | 9Ch |                               |      |                               |    |
|                   | 1Dh | EECON2 <sup>(1)</sup>         | 9Dh |                               |      |                               |    |
|                   | 1Eh |                               | 9Eh |                               |      |                               |    |
| CMCON             | 1Fh | VRCON                         | 9Fh |                               | 11Fh |                               |    |
|                   | 20h |                               | A0h | General                       | 120h |                               |    |
| General           |     | General                       |     | Register                      |      |                               |    |
| Purpose           |     | Purpose                       |     | 48 Bytes                      | 14Fh |                               |    |
| Register          |     | 80 Bytes                      |     |                               | 150h |                               |    |
| 80 Bytes          |     |                               |     |                               |      |                               |    |
|                   | 6Fh |                               | EFh |                               | 16Fh |                               | 11 |
|                   | 70h | 2002000                       | F0h | accesses                      | 170h | accesses                      | 1  |
| 16 Bytes          |     | 70h-7Fh                       |     | 70h-7Fh                       |      | 70h - 7Fh                     |    |
|                   | 7Fh |                               | FFh |                               | 17Fh |                               | 1  |
| Bank 0            |     | Bank 1                        |     | Bank 2                        |      | Bank 3                        |    |
| _                 |     |                               |     |                               |      |                               |    |

#### PIR1 Register 3.2.2.5

This register contains interrupt flag bits.

| Note: | Interrupt flag bits get set when an interrupt   |  |  |  |  |
|-------|---|--|--|--|--|
|       | condition occurs regardless of the state of     |  |  |  |  |
|       | its corresponding enable bit or the global      |  |  |  |  |
|       | enable bit, GIE (INTCON<7>). User               |  |  |  |  |
|       | software should ensure the appropriate          |  |  |  |  |
|       | interrupt flag bits are clear prior to enabling |  |  |  |  |
|       | an interrupt.                                   |  |  |  |  |

| REGISTER 3-5: | PIR1 REG | ISTER (AD | (ADDRESS: 0Ch) |     |  |
|---------------|----------|-----------|----------------|-----|--|
|               | R/\\/_0  | R/\\/_0   | R-0            | R-0 |  |

|       | R/W-0                                     | R/W-0                       | R-0                       | R-0           | U-0             | R/W-0       | R/W-0          | R/W-0  |
|-------|---|-----------------------------|---------------------------|---------------|-----------------|-------------|----------------|--------|
|       | EEIF                                      | CMIF                        | RCIF                      | TXIF          | —               | CCP1IF      | TMR2IF         | TMR1IF |
|       | bit 7                                     |                             |                           |               |                 |             |                | bit 0  |
|       |   |                             |                           |               |                 |             |                |        |
| bit 7 | EEIF: EEP                                 | ROM Write                   | Operation I               | nterrupt Flag | g bit           |             |                |        |
|       | 1 = The wr                                | ite operatior               | n completed               | l (must be cl | eared in softwa | ire)        |                |        |
| LH 0  | 0 = 1 ne wr                               | ite operatior               | n nas not co              | mpleted or    | has not been st | arted       |                |        |
| DIT 0 |   | nparator inte               | errupt Flag t             | DIC           |                 |             |                |        |
|       | 1 - Compa0 = Compa                        | arator output               | has change<br>has not cha | eu<br>anged   |                 |             |                |        |
| bit 5 | RCIF: USA                                 | RT Receive                  | Interrupt F               | lag bit       |                 |             |                |        |
|       | 1 = The US                                | SART receiv                 | e buffer is f             | ull           |                 |             |                |        |
|       | 0 = The US                                | SART receiv                 | e buffer is e             | empty         |                 |             |                |        |
| bit 4 | TXIF: USA                                 | RT Transmi                  | t Interrupt F             | lag bit       |                 |             |                |        |
|       | 1 = The US                                | SART transr                 | nit buffer is             | empty         |                 |             |                |        |
|       | 0 = The US                                | SART transn                 | nit buffer is             | full          |                 |             |                |        |
| bit 3 | Unimplem                                  | ented: Rea                  | d as '0'                  |               |                 |             |                |        |
| bit 2 | CCP1IF: C                                 | CP1 Interru                 | pt Flag bit               |               |                 |             |                |        |
|       | $\frac{\text{Capture M}}{1 = \Delta T M}$ | <u>0de</u><br>//R1 register | r canture oc              | curred (mus   | t he cleared in | software)   |                |        |
|       | 0 = No T                                  | MR1 register                | er capture o              | ccurred       |                 | sonwarcy    |                |        |
|       | Compare N                                 | <u>Node</u>                 | ·                         |               |                 |             |                |        |
|       | 1 = A T M                                 | VR1 register                | compare n                 | natch occurr  | ed (must be cle | eared in so | ftware)        |        |
|       | PWM Mode                                  | e                           | er compare                | match occu    | neu             |             |                |        |
|       | Unused                                    | in this mode                | 9                         |               |                 |             |                |        |
| bit 1 | TMR2IF: T                                 | MR2 to PR2                  | 2 Match Inte              | rrupt Flag b  | it              |             |                |        |
|       | 1 = TMR2                                  | to PR2 mate                 | ch occurred               | (must be cl   | eared in softwa | re)         |                |        |
|       | 0 <b>= No TM</b>                          | R2 to PR2 r                 | natch occur               | red           |                 |             |                |        |
| bit 0 | TMR1IF: 1                                 | FMR1 Overf                  | low Interrup              | t Flag bit    |                 |             |                |        |
|       | 1 = IMR1                                  | register ove                | rflowed (mu               | ist be cleare | d in software)  |             |                |        |
|       | 0 - 11011(1                               |                             |                           | v             |                 |             |                |        |
|       | Legend:                                   |                             |                           |               |                 |             |                |        |
|       | R = Reada                                 | ble bit                     | W = V                     | Vritable bit  | U = Unimpl      | emented b   | it, read as '( | D,     |
|       | -n = Value                                | at POR                      | '1' = E                   | Bit is set    | '0' = Bit is c  | leared      | x = Bit is ur  | nknown |

#### 3.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Detect.

Note: BOD is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOD is cleared, indicating a brown-out has occurred. The BOD STATUS bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

#### REGISTER 3-6: PCON REGISTER (ADDRESS: 0Ch)

| U-0   | U-0 | U-0 | U-0 | R/W-1 | U-0 | R/W-q | R/W-q |
|-------|-----|-----|-----|-------|-----|-------|-------|
| _     | _   | _   | —   | OSCF  | _   | POR   | BOD   |
| bit 7 |     |     |     |       |     |       | bit 0 |

- bit 7-4 Unimplemented: Read as '0'
- bit 3 OSCF: INTRC/ER oscillator frequency
  - 1 = 4 MHz typical<sup>(1)</sup>
  - 0 = 37 KHz typical
- bit 2 Unimplemented: Read as '0'
- bit 1 **POR**: Power-on Reset STATUS bit
  - 1 = No Power-on Reset occurred
    - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOD: Brown-out Detect STATUS bit

- 1 = No Brown-out Reset occurred
  - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
  - **Note 1:** When in ER Oscillator mode, setting OSCF = 1 will cause the oscillator frequency to change to the frequency specified by the external resistor.

| Legend:           |                  |                      |                    |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented    | bit, read as '0'   |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

# 8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit Period Register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

## 8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR2 register
- · A write to the T2CON register
- Any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

## 8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

#### FIGURE 8-1: TIMER2 BLOCK DIAGRAM



The code example in Example 9-1 depicts the steps required to configure the Comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

#### EXAMPLE 9-1: INITIALIZING COMPARATOR MODULE

| FLAG_REG | EQU          | 0X20                              |
|----------|--------------|-----------------------------------|
| CLRF     | FLAG_REG     | ;Init flag register               |
| CLRF     | PORTA        | ;Init PORTA                       |
| MOVF     | CMCON, W     | ;Load comparator bits             |
| ANDLW    | 0xC0         | ;Mask comparator bits             |
| IORWF    | FLAG_REG,F   | ;Store bits in flag register      |
| MOVLW    | 0x03         | ;Init comparator mode             |
| MOVWF    | CMCON        | ;CM<2:0> = 011                    |
| BSF      | STATUS, RPO  | ;Select Bank1                     |
| MOVLW    | 0x07         | ;Initialize data direction        |
| MOVWF    | TRISA        | ;Set RA<2:0> as inputs            |
|          |              | ;RA<4:3> as outputs               |
|          |              | ;TRISA<7:5> always read `0'       |
| BCF      | STATUS, RPO  | ;Select Bank 0                    |
| CALL     | DELAY10      | ;10µs delay                       |
| MOVF     | CMCON, F     | ;Read CMCONtoend change condition |
| BCF      | PIR1,CMIF    | ;Clear pending interrupts         |
| BSF      | STATUS, RPO  | ;Select Bank 1                    |
| BSF      | PIE1,CMIE    | ;Enable comparator interrupts     |
| BCF      | STATUS, RPO  | ;Select Bank 0                    |
| BSF      | INTCON, PEIE | ;Enable peripheral interrupts     |
| BSF      | INTCON, GIE  | ;Global interrupt enable          |
|          |              |                                   |

# 9.2 Comparator Operation

A single comparator is shown in Figure 9-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 9-2 represent the uncertainty due to input offsets and response time.

# 9.3 Comparator Reference

An external or internal reference signal may be used depending on the Comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 9-2).



SINGLE COMPARATOR



#### 9.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

#### 9.3.2 INTERNAL REFERENCE SIGNAL

The Comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10.0, Voltage Reference Manual, contains a detailed description of the Voltage Reference module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 9-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

# 9.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 17-1).

# 11.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RB3/CCP1. An event is defined as:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the Interrupt Request Flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

#### 11.1.1 CCP PIN CONFIGURATION

In Capture mode, the RB3/CCP1 pin should be configured as an input by setting the TRISB<3> bit.

| Note: | If the RB3/CCP1 is configured as an out-     |
|-------|--|
|       | put, a write to the port can cause a capture |
|       | condition.                                   |

# TABLE 11-2:CAPTURE MODE OPERATION<br/>BLOCK DIAGRAM



#### 11.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

#### 11.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in Operating mode.

#### 11.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 11-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

#### EXAMPLE 11-1: CHANGING BETWEEN CAPTURE PRESCALERS

| CLRF  | CCP1CON     | ;Turn CCP module off    |
|-------|-------------|-------------------------|
| MOVLW | NEW_CAPT_PS | ;Load the W reg with    |
|       |             | ; the new prescaler     |
|       |             | ; mode value and CCP ON |
| MOVWF | CCP1CON     | ;Load CCP1CON with this |
|       |             | ; value                 |

## 11.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RB3/CCP1 pin is:

- Driven High
- Driven Low
- · Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

#### FIGURE 11-1: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 11.2.1 CCP PIN CONFIGURATION

The user must configure the RB3/CCP1 pin as an output by clearing the TRISB<3> bit.

Note: Clearing the CCP1CON register will force the RB3/CCP1 compare output latch to the default low level. This is not the data latch.

NOTES:





#### 12.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return to zero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8 bits. A dedicated 8-bit baud rate generator is used to derive baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver

#### 12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-5. The heart of the transmitter is the transmitt (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in

software. It will RESET only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. STATUS bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
  - 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-5). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 12-7). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will RESET the transmitter. As a result the RB2/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

#### 14.6.1 **RB0/INT INTERRUPT**

External interrupt on RB0/INT pin is edge triggered: either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.9 for details on SLEEP, and Figure 14-17 for timing of wake-up from SLEEP through RB0/INT interrupt.

#### 14.6.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can enabled/disabled by setting/clearing T0IE he (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0.

#### 14.6.3 PORTB INTERRUPT

An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

| Note: | If a change on the I/O pin should occur       |
|-------|---|
|       | when the read operation is being executed     |
|       | (start of the Q2 cycle), then the RBIF inter- |
|       | rupt flag may not get set.                    |

#### 14.6.4 COMPARATOR INTERRUPT

See Section 9.6 for complete description of comparator interrupts.



#### **FIGURE 14-15:** INT PIN INTERRUPT TIMING

4: For minimum width of INT pulse, refer to AC specs.

- 5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

| ADDLW            | Add Literal and W  |
|------------------|--|
| Syntax:          | [ <i>label</i> ] ADDLW k   |
| Operands:        | $0 \leq k \leq 255$  |
| Operation:       | $(W) + k \to (W)$  |
| Status Affected: | C, DC, Z   |
| Encoding:        | 11 111x kkkk kkkk  |
| Description:     | The contents of the W register<br>are added to the eight bit literal<br>'k' and the result is placed in the<br>W register. |
| Words:           | 1  |
| Cycles:          | 1  |
| Example          | ADDLW 0x15   |
|                  | Before Instruction<br>W = 0x10<br>After Instruction<br>W = 0x25  |

| 1 | 5.1 | Instruction | Descriptions |
|---|-----|-------------|--------------|
|---|-----|-------------|--------------|

| ANDLW  | AND Literal with W   |  |  |  |  |
|--|--|--|--|--|--|
| Syntax:  | [ <i>label</i> ] ANDLW k   |  |  |  |  |
| Operands:  | $0 \le k \le 255$  |  |  |  |  |
| Operation:   | (W) .AND. (k) $\rightarrow$ (W)  |  |  |  |  |
| Status Affected:   | Z  |  |  |  |  |
| Encoding:  | 11 1001 kkkk kkkk  |  |  |  |  |
| Description:   | The contents of W register are<br>AND'ed with the eight bit literal<br>'k'. The result is placed in the W<br>register.   |  |  |  |  |
| Words:   | 1  |  |  |  |  |
| Cycles:  | 1  |  |  |  |  |
| Example  | ANDLW 0x5F   |  |  |  |  |
|  | Before Instruction<br>W = 0xA3<br>After Instruction  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| ANDWF  | AND W with f   |  |  |  |  |
| ANDWF<br>Syntax:   | AND W with f [ label ] ANDWF f,d   |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:  | AND W with f<br>[ <i>label</i> ] ANDWF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$   |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:  | AND W with f<br>[ <i>label</i> ] ANDWF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$<br>(W) .AND. (f) $\rightarrow$ (dest)   |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:  | AND W with f<br>[ <i>label</i> ] ANDWF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$<br>(W) .AND. (f) $\rightarrow$ (dest)<br>Z  |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:   | AND W with f[ label ] ANDWF f,d $0 \le f \le 127$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest)Z000101dfff  |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | AND W with f[ label ] ANDWFf,d $0 \le f \le 127$ $d \in [0,1]$ $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest)Z0001010101dfffffffAND the W register with register'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register'f'.'f'.                                       |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:                       | AND W with f[ label ] ANDWFf,d $0 \le f \le 127$ f $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest)Z000101000101dfffAND the W register with register'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register'f'.1  |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:            | AND W with f<br>[ <i>label</i> ] ANDWF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$<br>(W) .AND. (f) $\rightarrow$ (dest)<br>Z<br>00 0101 dfff ffff<br>AND the W register with register<br>'f'. If 'd' is 0 the result is stored in<br>the W register. If 'd' is 1 the<br>result is stored back in register<br>'f'.<br>1<br>1 |  |  |  |  |
| ANDWF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | AND W with f[ label ] ANDWFf,d $0 \le f \le 127$ f $d \in [0,1]$ (W) .AND. (f) $\rightarrow$ (dest)Z000101000101dffffffAND the W register with register'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register'f'.111ANDWFREG1, 1                                       |  |  |  |  |

| ADDWF            | Add W and f  |  |  |  |  |
|------------------|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] ADDWF f,d   |  |  |  |  |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$  |  |  |  |  |
| Operation:       | $(W) + (f) \to (dest)$   |  |  |  |  |
| Status Affected: | C, DC, Z   |  |  |  |  |
| Encoding:        | 00 0111 dfff ffff  |  |  |  |  |
| Description:     | Add the contents of the W regis-<br>ter with register 'f'. If 'd' is 0 the<br>result is stored in the W register.<br>If 'd' is 1 the result is stored back<br>in register 'f'. |  |  |  |  |
| Words:           | 1  |  |  |  |  |
| Cycles:          | 1  |  |  |  |  |
| Example          | ADDWF REG1, 0  |  |  |  |  |
|                  | Before Instruction<br>W = 0x17<br>REG1 = 0xC2<br>After Instruction<br>W = 0xD9<br>REG1 = 0xC2<br>Z = 0<br>C = 0<br>DC = 0  |  |  |  |  |

| DECFSZ           | Decrement f, Skip if 0   | GOTO              | Unconditional Branch  |
|------------------|--|-------------------|---|
| Syntax:          | [label] DECFSZ f,d   | Syntax:           | [ <i>label</i> ] GOTO k   |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$  | Operands:         | 0 ≤ k ≤ 2047  |
| Operation:       | (f) - 1 $\rightarrow$ (dest); skip if result = 0   | Operation:        | $k \rightarrow PC < 10:0>$<br>PCLATH<4:3> $\rightarrow$ PC<12:11>   |
| Status Affected: | None   | Status Affected:  | None  |
| Encoding:        | 00 1011 dfff ffff  | Encoding:         | 10 1kkk kkkk kkkk   |
| Description:     | The contents of register 'f' are<br>decremented. If 'd' is 0 the result<br>is placed in the W register. If 'd'<br>is 1 the result is placed back in<br>register 'f'.<br>If the result is 0, the next<br>instruction, which is already<br>fetched, is discarded. A NOP is<br>executed instead making it a<br>two-cycle instruction. | Words:<br>Cycles: | GOTO is an unconditional<br>branch. The eleven bit<br>immediate value is loaded into<br>PC bits <10:0>. The upper bits<br>of PC are loaded from<br>PCLATH<4:3>. GOTO is a two-<br>cycle instruction.<br>1 |
| Words:           | 1  | Example           | GOTO THERE  |
| Cycles:          | 1(2)   |                   | After Instruction<br>PC = Address THERE   |
| Example          | HERE DECFSZ REG1, 1<br>GOTO LOOP<br>CONTINUE •<br>•<br>•   |                   |   |
|                  | Before Instruction<br>PC = address HERE<br>After Instruction<br>REG1 = REG1 - 1<br>if REG1 = 0,<br>PC = address CONTINUE<br>if REG1 $\neq$ 0,<br>PC = address HERE + 1   |                   |   |

# 16.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 16.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 16.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

## 16.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

# 16.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

# 17.1 DC Characteristics: PIC16F62X-04 (Commercial, Industrial, Extended) PIC16F62X-20 (Commercial, Industrial, Extended) PIC16LF62X-04 (Commercial, Industrial)

| PIC16LF62X-04<br>(Commercial, Industrial)                          |                                    | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq Ta \leq +85^\circ C \mbox{ for industrial and} \\ 0^\circ C \leq Ta \leq +70^\circ C \mbox{ for commercial} \end{array}$ |  |                              |                           |  |  |
|--|------------------------------------|---|--|------------------------------|---------------------------|--|--|
| PIC16F62X-04<br>PIC16F62X-20<br>(Commercial, Industrial, Extended) |                                    | Standard<br>Operating   | tandard Operating Conditions (unless otherwise stated)uperating temperature $-40^{\circ}C \le Ta \le +85^{\circ}C$ for industrial and $0^{\circ}C \le Ta \le +70^{\circ}C$ for commercial and $-40^{\circ}C \le Ta \le +725^{\circ}C$ for extended |                              |                           | herwise stated)<br>°C for industrial and<br>° for commercial and<br>5°C for extended |  |
| Param<br>No.   | Sym                                | Characteristic/Device   | Min Typ† Max Units Conditions  |                              |                           |  |  |
|  | IPD                                | Power Down Current* <sup>(2), (3)</sup>   |  |                              |                           |  |  |
| D020 PIC   |                                    | PIC16LF62X  |  | 0.20<br>0.20                 | 2.0<br>2.2                | μΑ<br>μΑ   | VDD = 2.0<br>VDD = 5.5   |
| D020   |                                    | PIC16F62X   |  | 0.20<br>0.20<br>0.20<br>2.70 | 2.2<br>5.0<br>9.0<br>15.0 | μΑ<br>μΑ<br>μΑ<br>μΑ   | VDD = 3.0<br>VDD = 4.5*<br>VDD = 5.5<br>VDD = 5.5 Extended   |
| D023   | ΔIWDT<br>ΔIBOD<br>ΔICOMP<br>ΔIVREF | WDT Current <sup>(4)</sup><br>Brown-out Detect Current <sup>(4)</sup><br>Comparator Current for each<br>Comparator <sup>(4)</sup><br>VREF Current <sup>(4)</sup>  | <br>   | 6.0<br>75<br>30              | 15<br>125<br>50<br>135    | μΑ<br>μΑ<br>μΑ   | $\frac{V_{DD}}{BOD} = 3.0V$<br>BOD enabled, VDD = 5.0V<br>VDD = 3.0V<br>VDD = 3.0V                     |
| D023   | ΔIWDT<br>ΔIBOD<br>ΔICOMP           | WDT Current <sup>(4)</sup><br>Brown-out Detect Current <sup>(4)</sup><br>Comparator Current for each<br>Comparator <sup>(4)</sup>   | -  | 6.0<br>75<br>30              | 20<br>25<br>125<br>50     | μΑ<br>μΑ<br>μΑ   | VDD = 4.0V, Commercial,<br>Industrial<br>VDD = 4.0V, Extended<br>BOD enabled, VDD = 5.0V<br>VDD = 4.0V |
|  | $\Delta IVREF$                     | VREF Current <sup>(4)</sup>   | —  |                              | 135                       | μA   | VDD = 4.0V   |

Legend: Rows with standard voltage device data only are shaded for improved readability.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 5: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

# PIC16F62X

# K04-007 18-Lead Plastic Dual In-line (P) - 300 mil



|                            | Units  | INCHES* |      |      | MILLIMETERS |       |       |
|----------------------------|--------|---------|------|------|-------------|-------|-------|
| Dimension                  | Limits | MIN     | NOM  | MAX  | MIN         | NOM   | MAX   |
| Number of Pins             | n      |         | 18   |      |             | 18    |       |
| Pitch                      | р      |         | .100 |      |             | 2.54  |       |
| Top to Seating Plane       | Α      | .140    | .155 | .170 | 3.56        | 3.94  | 4.32  |
| Molded Package Thickness   | A2     | .115    | .130 | .145 | 2.92        | 3.30  | 3.68  |
| Base to Seating Plane      | A1     | .015    |      |      | 0.38        |       |       |
| Shoulder to Shoulder Width | E      | .300    | .313 | .325 | 7.62        | 7.94  | 8.26  |
| Molded Package Width       | E1     | .240    | .250 | .260 | 6.10        | 6.35  | 6.60  |
| Overall Length             | D      | .890    | .898 | .905 | 22.61       | 22.80 | 22.99 |
| Tip to Seating Plane       | L      | .125    | .130 | .135 | 3.18        | 3.30  | 3.43  |
| Lead Thickness             | С      | .008    | .012 | .015 | 0.20        | 0.29  | 0.38  |
| Upper Lead Width           | B1     | .045    | .058 | .070 | 1.14        | 1.46  | 1.78  |
| Lower Lead Width           | В      | .014    | .018 | .022 | 0.36        | 0.46  | 0.56  |
| Overall Row Spacing §      | eB     | .310    | .370 | .430 | 7.87        | 9.40  | 10.92 |
| Mold Draft Angle Top       | α      | 5       | 10   | 15   | 5           | 10    | 15    |
| Mold Draft Angle Bottom    | β      | 5       | 10   | 15   | 5           | 10    | 15    |

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007





|                          | Units  | INCHES* |      |      | MILLIMETERS |       |       |
|--------------------------|--------|---------|------|------|-------------|-------|-------|
| Dimension                | Limits | MIN     | NOM  | MAX  | MIN         | NOM   | MAX   |
| Number of Pins           | n      |         | 18   |      |             | 18    |       |
| Pitch                    | р      |         | .050 |      |             | 1.27  |       |
| Overall Height           | Α      | .093    | .099 | .104 | 2.36        | 2.50  | 2.64  |
| Molded Package Thickness | A2     | .088    | .091 | .094 | 2.24        | 2.31  | 2.39  |
| Standoff §               | A1     | .004    | .008 | .012 | 0.10        | 0.20  | 0.30  |
| Overall Width            | E      | .394    | .407 | .420 | 10.01       | 10.34 | 10.67 |
| Molded Package Width     | E1     | .291    | .295 | .299 | 7.39        | 7.49  | 7.59  |
| Overall Length           | D      | .446    | .454 | .462 | 11.33       | 11.53 | 11.73 |
| Chamfer Distance         | h      | .010    | .020 | .029 | 0.25        | 0.50  | 0.74  |
| Foot Length              | L      | .016    | .033 | .050 | 0.41        | 0.84  | 1.27  |
| Foot Angle               | ¢      | 0       | 4    | 8    | 0           | 4     | 8     |
| Lead Thickness           | С      | .009    | .011 | .012 | 0.23        | 0.27  | 0.30  |
| Lead Width               | В      | .014    | .017 | .020 | 0.36        | 0.42  | 0.51  |
| Mold Draft Angle Top     | α      | 0       | 12   | 15   | 0           | 12    | 15    |
| Mold Draft Angle Bottom  | β      | 0       | 12   | 15   | 0           | 12    | 15    |

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

# INDEX

#### Α

| A/D                         |     |
|-----------------------------|-----|
| Special Event Trigger (CCP) | 63  |
| Absolute Maximum Ratings    | 127 |
| ADDLW Instruction           |     |
| ADDWF Instruction           |     |
| ANDLW Instruction           |     |
| ANDWF Instruction           |     |
| Architectural Overview      | 7   |
| Assembler                   |     |
| MPASM Assembler             |     |
|                             |     |

### в

| Baud Rate Error<br>Baud Rate Formula<br>BCF Instruction | 69<br>69<br>110 |
|---|-----------------|
| Block Diagram   |                 |
| TMR0/WDT PRESCALER                                      |                 |
| Block Diagrams  |                 |
| Comparator I/O Operating Modes                          |                 |
| Comparator Output                                       |                 |
| RA3:RA0 and RA5 Port Pins                               |                 |
| Timer1  |                 |
| Timer2  | 50              |
| USART Receive   | 77              |
| USART Transmit  | 75              |
| BRGH bit  |                 |
| Brown-Out Detect (BOD)                                  |                 |
| BSF Instruction   | 110             |
| BTFSC Instruction                                       | 110             |
| BTFSS Instruction                                       | 111             |

# С

| CALL Instruction                    | 111 |
|-------------------------------------|-----|
| Capture (CCP Module)                | 62  |
| Block Diagram                       | 62  |
| CCP Pin Configuration               | 62  |
| CCPR1H:CCPR1L Registers             | 62  |
| Changing Between Capture Prescalers | 62  |
| Software Interrupt                  | 62  |
| Timer1 Mode Selection               | 62  |
| Capture/Compare/PWM (CCP)           | 61  |
| Capture Mode. See Capture           |     |
| CCP1                                | 61  |
| CCPR1H Register                     | 61  |
| CCPR1L Register                     | 61  |
| CCP2                                | 61  |
| Compare Mode. See Compare           |     |
| PWM Mode. See PWM                   |     |
| Timer Resources                     | 61  |
| CCP1CON Register                    |     |
| CCP1M3:CCP1M0 Bits                  | 61  |
| CCP1X:CCP1Y Bits                    | 61  |
| CCP2CON Register                    |     |
| CCP2M3:CCP2M0 Bits                  | 61  |
| CCP2X:CCP2Y Bits                    | 61  |
| Clocking Scheme/Instruction Cycle   | 11  |
| CLRF Instruction                    | 111 |
| CLRW Instruction                    | 112 |
| CLRWDT Instruction                  | 112 |
| Code Protection                     | 105 |
| COMF Instruction                    | 112 |
| Comparator Configuration            |     |

| Comparator Interrupts             | 57 |
|-----------------------------------|----|
| Comparator Module                 | 53 |
| Comparator Operation              | 55 |
| Comparator Reference              | 55 |
| Compare (CCP Module)              | 62 |
| Block Diagram                     | 62 |
| CCP Pin Configuration             | 62 |
| CCPR1H:CCPR1L Registers           | 62 |
| Software Interrupt                | 63 |
| Special Event Trigger             | 63 |
| Timer1 Mode Selection             | 63 |
| Configuration Bits                | 91 |
| Configuring the Voltage Reference | 59 |
| Crystal Operation                 | 93 |
|                                   |    |

# D

| - · - ·                  |     |
|--------------------------|-----|
| DATA                     |     |
| Data                     | 88  |
| Data EEPROM Memory       | 87  |
| EECON1 Register          | 87  |
| EECON2 Register          | 87  |
| Data Memory Organization | 13  |
| DECF Instruction         | 112 |
| DECFSZ Instruction       | 113 |
| Development Support      | 121 |
|                          |     |

# Е

| Errata                              | 3 |
|-------------------------------------|---|
| External Crystal Oscillator Circuit |   |

# G

| General purpose Register File | . 1 | 3 |
|-------------------------------|-----|---|
| GOTO Instruction              | 11  | 3 |

# I

| /O Ports                                   | 29  |
|--|-----|
| /O Programming Considerations              | 42  |
| D Locations                                | 105 |
| NCF Instruction                            | 114 |
| NCFSZ Instruction                          | 114 |
| n-Circuit Serial Programming               | 106 |
| ndirect Addressing, INDF and FSR Registers | 25  |
| nstruction Flow/Pipelining                 | 11  |
| nstruction Set                             |     |
| ADDLW                                      | 109 |
| ADDWF                                      | 109 |
| ANDLW                                      | 109 |
| ANDWF                                      | 109 |
| BCF  | 110 |
| BSF  | 110 |
| BTFSC                                      | 110 |
| BTFSS                                      | 111 |
| CALL                                       | 111 |
| CLRF                                       | 111 |
| CLRW                                       | 112 |
| CLRWDT                                     | 112 |
| COMF                                       | 112 |
| DECF                                       | 112 |
| DECFSZ                                     | 113 |
| GOTO                                       | 113 |
| INCF                                       | 114 |
| INCFSZ                                     | 114 |
| IORLW                                      | 115 |
| IORWF                                      | 115 |
| MOVF                                       | 115 |
|  |     |