



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 × 8
RAM Size	224 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf627t-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

PIC16F62X

Pin Diagrams



Device Differences

Device	Voltage Range	Oscillator	Process Technology (Microns)			
PIC16F627	3.0 - 5.5	(Note 1)	0.7			
PIC16F628	3.0 - 5.5	(Note 1)	0.7			
PIC16LF627	2.0 - 5.5	(Note 1)	0.7			
PIC16LF628	2.0 - 5.5	(Note 1)	0.7			
Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.						

NOTES:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset ⁽¹⁾	Details on Page
Bank 1											
80h	INDF	Addressin register)	g this locatior	n uses cont	ents of FSF	R to address	s data memo	ory (not a pl	nysical	XXXX XXXX	25
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	20
82h	PCL	Program (Counter's (PC) Least Sig	nificant Byte	e			•	0000 0000	25
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	19
84h	FSR	Indirect da	ata memory a	ddress poir	nter			1	•	XXXX XXXX	25
85h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	29
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	34
87h	_	Unimplem	ented							—	—
88h	—	Unimplem	ented							—	_
89h	—	Unimplem	ented							—	_
8Ah	PCLATH		_		Write buffe	er for upper	5 bits of pro	ogram coun	ter	0 0000	25
8Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	21
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	22
8Dh	—	Unimplem	ented		•				•	—	_
8Eh	PCON	_	_	_	_	OSCF	_	POR	BOD	1-0x	24
8Fh	—	Unimplem	ented							—	—
90h	_	Unimplem	ented							—	_
91h	—	Unimplem	ented							—	—
92h	PR2	Timer2 Pe	riod Register							1111 1111	50
93h	—	Unimplem	ented							—	—
94h	—	Unimplem	ented							—	—
95h	—	Unimplem	ented							—	—
96h	—	Unimplem	ented							_	—
97h	—	Unimplem	ented			-				_	—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	69
99h	SPBRG	Baud Rate	e Generator F	Register						0000 0000	69
9Ah	EEDATA	EEPROM	data register							xxxx xxxx	87
9Bh	EEADR	—	EEPROM address register						xxxx xxxx	87	
9Ch	EECON1	—	—	_	—	WRERR	WREN	WR	RD	x000	87
9Dh	EECON2	EEPROM	EEPROM control register 2 (not a physical register)								87
9Eh	_	Unimplem	ented							—	—
9Fh	VRCON	VREN	VROE	VRR	-	VR3	VR2	VR1	VR0	000- 0000	59

|--|

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: For the Initialization Condition for Registers Tables, refer to Table 14-7 and Table 14-8 on page 98.

3.2.2.4 PIE1 Register

This register contains interrupt enable bits.

		••••••		e en,				
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
	EEIE	CMIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE
	bit 7			4		1	· · ·	bit 0
bit 7	EEIE: EE V	Vrite Compl	ete Interrup	ot Enable Bit				
	1 = Enables 0 = Disable	s the EE wr s the EE w	ite complete rite complete	e interrupt te interrupt				
bit 6	CMIE: Com	parator Inte	errupt Enab	le bit				
	1 = Enables 0 = Disable	s the compa s the comp	arator interr arator inter	upt rupt				
bit 5	RCIE: USA	RT Receive	e Interrupt E	Enable bit				
	1 = Enable: 0 = Disable	s the USAR s the USAF	T receive ir T receive i	nterrupt interrupt				
bit 4	TXIE: USA	RT Transmi	it Interrupt F	Enable bit				
	1 = Enables 0 = Disable	s the USAR s the USAF	:T transmit i RT transmit	interrupt interrupt				
bit 3	Unimplem	ented: Rea	d as '0'					
bit 2	CCP1IE: C	CP1 Interru	ipt Enable b	oit				
	1 = Enable: 0 = Disable	s the CCP1	interrupt 1 interrupt					
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enabl	e bit			
	1 = Enables 0 = Disable	s the TMR2 s the TMR2	to PR2 ma 2 to PR2 ma	tch interrupt atch interrup	: it			
bit 0	TMR1IE: T	MR1 Overfl	ow Interrup	t Enable bit				
	1 = Enables	s the TMR1	overflow ir	nterrupt				
	0 = Disable	s the TMR	l overflow in	nterrupt				
	Legend:							
	R = Reada	ble bit	VV = V	Nritable bit	U = Unimpl	emented b	it, read as '()'
	-n = Value a	at POR	'1' = E	3it is set	'0' = Bit is c	leared	x = Bit is ur	nknown

REGISTER 3-4: PIE1 REGISTER (ADDRESS: 8Ch)

PIC16F62X





FIGURE 5-9: BLOCK DIAGRAM OF











6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module. Additional information available in the PICmicro™ Mid Pange MCLL Eamily Reference

PICmicro™ Mid-Range MCU Family Reference Manual, DS31010A.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles. The user can work around this by writing an adjusted value to TMR0.

Counter mode is selected by setting the T0CS bit. In this mode Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4,..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.

6.1 TIMER0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP.

6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-1). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device. See Table 17-7.

7.3 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 7.3.2).

In Asynchronous Counter mode, Timer1 can not be used as a time-base for capture or compare operations.

7.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit $\overline{T1SYNC}$ is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high-time and low-time requirements. Refer to the appropriate Electrical Specifications section, Timing Parameters 45, 46, and 47.

7.3.2 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Example 7-1 is an example routine to read the 16-bit timer value. This is useful if the timer cannot be stopped.

EXAMPLE 7-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
  MOVF TMR1H, W ;Read high byte
  MOVWF TMPH
  MOVF
         TMR1L, W ;Read low byte
  MOVWF TMPL
                   ;
  MOVF
         TMR1H, W ;Read high byte
  SUBWF
         TMPH, W
                   ;Sub 1st read
                   ; with 2nd read
  BTFSC STATUS,Z ;Is result = 0
  GOTO
         CONTINUE ;Good 16-bit read
;
 TMR1L may have rolled over between the read
;
; of the high and low bytes. Reading the high
; and low bytes now will read a good value.
  MOVF
         TMR1H, W ;Read high byte
  MOVWF
         TMPH
  MOVF
         TMR1L, W
                   ;Read low byte
  MOVWF TMPL
                   ;
; Re-enable the Interrupts (if required)
                   ;Continue with your code
CONTINUE
```

11.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

11.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

11.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PC	e on DR	Valu all o RES	e on ther ETS
0Bh/8Bh/ 10Bh/ 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	EEIE	CMIF	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
87h	TRISB	PORTB	PORTB Data Direction Register							1111	1111	1111	1111
0Eh	TMR1L	Holding	register	for the Lea	st Significar	nt Byte of the	e 16-bit TM	R1 registe	r	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	register	for the Mos	t Significan	t Byte of the	16-bit TM	R1register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	_		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture/Compare/PWM register1 (LSB)							xxxx	xxxx	uuuu	uuuu	
16h	CCPR1H	Capture/	apture/Compare/PWM register1 (MSB)							xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

TABLE 11-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART TI	ransmit I	Register						0000 0000	0000 0000
8Ch	PIE1	EEIE	CMIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	R Baud Rate Generator Register								0000 0000	0000 0000

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.





FIGURE 12-13: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)





FIGURE 12-14: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

12.5 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RB2/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.5.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC16F62X can be operated in eight different oscillator options. The user can program three configuration bits (FOSC2 thru FOSC0) to select one of these eight modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- ER External Resistor (2 modes)
- INTRC Internal Resistor/Capacitor (2 modes)
- EC External Clock In

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 14-1). The PIC16F62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 14-4).

FIGURE 14-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



TABLE 14-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

F	Ranges Charac					
Mode	Freq	OSC1(C1)	OSC2(C2)			
ХТ	455 kHz 2.0 MHz 4.0 MHz	22 - 100 pF 15 - 68 pF 15 - 68 pF	22 - 100 pF 15 - 68 pF 15 - 68 pF			
HS 8.0 MHz 10 - 68 pF 10 - 68 16.0 MHz 10 - 22 pF 10 - 22						
Note 1:	Note 1: Higher capacitance increases the stability of the oscilla- tor but also increases the start-up time. These values are for design guidance only. Since each resonator has					

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

components

its own characteristics, the user should consult the res-

onator manufacturer for appropriate values of external

Mode	Freq	OSC1(C1)	OSC2(C2)				
LP	32 kHz	68 - 100 pF	68 - 100 pF				
	200 kHz	15 - 30 pF	15 - 30 pF				
ХТ	100 kHz	68 - 150 pF	150 - 200 pF				
	2 MHz	15 - 30 pF	15 - 30 pF				
	4 MHz	15 - 30 pF	15 - 30 pF				
HS	8 MHz	15 - 30 pF	15 - 30 pF				
	10 MHz	15 - 30 pF	15 - 30 pF				
	20 MHz	15 - 30 pF	15 - 30 pF				
Note 1:	 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external 						

14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used, or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 14-2 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

TABLE 14-7: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	1-0x
MCLR Reset during normal operation	000h	000u uuuu	1-uu
MCLR Reset during SLEEP	000h	0001 0uuu	1-uu
WDT Reset	000h	0000 uuuu	1-uu
WDT Wake-up	PC + 1	uuu0 0uuu	u-uu
Brown-out Detect Reset	000h	000x xuuu	1-u0
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul 0uuu	u-uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

Register	Address	Power-on Reset	 MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Detect Reset ⁽¹⁾ 	 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT timeout
W		xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu
INDF	00h	-	-	-
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h	XXXX XXXX	սսսս սսսս	սսսս սսսս
PORTA	05h	xxxx 0000	xxxx u000	xxxx 0000
PORTB	06h	xxxx xxxx	սսսս սսսս	սսսս սսսս
T1CON	10h	00 0000	uu uuuu	uu uuuu
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
CCP1CON	17h	00 0000	00 0000	uu uuuu
RCSTA	18h	0000 -00x	0000 -00x	uuuu -uuu
CMCON	1Fh	0000 0000	0000 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾
PIR1	0Ch	0000 -000	0000 -000	-q (2,5)
OPTION	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11-1 1111	11 1111	uu-u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	0000 -000	0000 -000	uuuu -uuu
PCON	8Eh	1-0x	1-uq ^(1,6)	
TXSTA	98h	0000 -010	0000 -010	นนนน -นนน
EECON1	9Ch	x000	q000	uuuu
VRCON	9Fh	000- 0000	000- 0000	นนน- นนนน

 TABLE 14-8:
 INITIALIZATION CONDITION FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 14-7 for RESET value for specific condition.

5: If wake-up was due to comparator input changing, then Bit 6 = 1. All other interrupts generating a wake-up will cause Bit 6 = u.

6: If RESET was due to brown-out, then Bit 0 = 0. All other RESETS will cause Bit 0 = u.





FIGURE 14-9: TIMEOUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 14-10: TIMEOUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



© 2003 Microchip Technology Inc.

PIC16F62X

RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	00 1100 dfff ffff
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	RRF REG1, 0
	$\begin{array}{rcl} \text{Before Instruction} \\ \text{REG1} &= 1110 & 0110 \\ \text{C} &= 0 \\ \text{After Instruction} \\ \text{REG1} &= 1110 & 0110 \\ \text{W} &= 0111 & 0011 \\ \end{array}$

SLEEP

Syntax:	[label] SLEEP						
Operands:	None						
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$						
Status Affected:	TO, PD						
Encoding:	00 0000 0110 0011						
Description:	The power-down STATUS bit, PD is cleared. Timeout STATUS bit, TO is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 14.9 for more details.						
Words:	1						
Cycles:	1						
Example:	SLEEP						

SUBLW	Subtract W from Literal							
Syntax:	[<i>label</i>] SUBLW k							
Operands:	$0 \le k \le 255$							
Operation:	$k - (W) \rightarrow (W)$							
Status Affected:	C, DC, Z							
Encoding:	11 110x kkkk kkkk							
Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example 1:	SUBLW 0x02							
	Before Instruction							
	W = 1 C = ?							
	After Instruction							
	W = 1 C = 1; result is positive							
Example 2:	Before Instruction							
	W = 2 C = ?							
	After Instruction							
	W = 0 C = 1; result is zero							
Example 3:	Before Instruction							
	W = 3 C = ?							
	After Instruction							
	W = 0xFF C = 0; result is negative							

16.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

16.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

16.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

16.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

16.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

16.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

DC Characteristics		Standard Operating Conditions (unless otherwise stated)					
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Data EEPROM Memory					
D120	ED	Endurance	1M*	10M		E/W	25°C at 5V
D121	Vdrw	VDD for read/write	VMIN	—	5.5	V	VMIN = Minimum operating
							voltage
D122	TDEW	Erase/Write cycle time	—	4	8*	ms	
		Program FLASH Memory	•			•	•
D130	Eр	Endurance	1000*	10000	—	E/W	
D131	Vpr	VDD for read	Vmin	—	5.5	V	VMIN = Minimum operating
							voltage
D132	VPEW	VDD for erase/write	4.5	—	5.5	V	
D133	TPEW	Erase/Write cycle time	—	4	8*	ms	

TABLE 17-3: DC CHARACTERISTICS: PIC16F62X, PIC16LF62X

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

17.4 Timing Diagrams and Specifications

FIGURE 17-6: EXTERNAL CLOCK TIMING

