



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 128 x 8 |
| RAM Size | 224 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf628t-04-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2.2.1 STATUS Register

The STATUS register, shown in Register 3-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory (SRAM).

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect any STATUS bit. For other instructions, not affecting any STATUS bits, see the "Instruction Set Summary".

Note 1: The <u>C</u> and <u>DC</u> bits operate as a Borrow and <u>Digit</u> Borrow out bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

| REGISTER 3-1: | STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183 | 3h) |
|---------------|---|-----|
|---------------|---|-----|

| | R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x | | | | |
|---------|---|---------|---------|--------------|----------------|-----------|----------------|--------|--|--|--|--|
| | IRP | RP1 | RP0 | TO | PD | Z | DC | С | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| bit 7 | IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) | | | | | | | | | | | |
| bit 6-5 | RP1:RP0 : Register Bank Select bits (used for direct addressing) 00 = Bank 0 (00h - 7Fh) 01 = Bank 1 (80h - FFh) 10 = Bank 2 (100h - 17Fh) 11 = Bank 3 (180h - 1FFh) | | | | | | | | | | | |
| bit 4 | TO: Timeout bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT timeout occurred | | | | | | | | | | | |
| bit 3 | PD: Power-down bit 1 = After power-up or by the CLRWDT instruction | | | | | | | | | | | |
| bit 2 | D = By execution of the SLEEP instruction Z: Zero bit 1 = The result of an arithmetic or logic operation is zero a = The result of an arithmetic or logic operation is not zero | | | | | | | | | | | |
| bit 1 | DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred a = No carry-out from the 4th low order bit of the result | | | | | | | | | | | |
| bit 0 | 0 = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is | | | | | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | ble bit | VV = V | Vritable bit | U = Unimple | emented b | it, read as '(| 0' | | | | |
| | -n = Value | at POR | '1' = E | Bit is set | '0' = Bit is c | leared | x = Bit is ur | nknown | | | | |

3.2.2.2 OPTION Register

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0, and the weak pull-ups on PORTB.

| Note: | To achieve a 1:1 prescaler assignment for | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|
| | TMR0, assign the prescaler to the WDT | | | | | | | | |
| | (PSA = 1). See Section 6.3.1 | | | | | | | | |

REGISTER 3-2: OPTION REGISTER (ADDRESS: 81h, 181h)

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------|----------------------------|------------------------------|---------------------------------|------------------------------|----------------------------|-------|-------|-------|
| | RBPU | INTED | TOCS | T0SE | PSA | PS2 | PS1 | PS0 |
| | bit 7 | • | | | | | | bit 0 |
| bit 7 | RBPU : PC | ORTB Pull- | up Enable bi | t | | | | |
| | 1 = PORT 0 = PORT | B pull-ups B pull-ups | are disabled are enabled | by individual | port latch value | es | | |
| bit 6 | INTEDG: I | nterrupt E | dge Select bi | t | | | | |
| | 1 = Interru 0 = Interru | pt on rising pt on fallin | g edge of RB g edge of RB | 0/INT pin 30/INT pin | | | | |
| bit 5 | TOCS: TM | R0 Clock \$ | Source Selec | t bit | | | | |
| | 1 = Transi 0 = Interna | tion on RA al instructio | 4/T0CKI pin on cycle clocl | (CLKOUT) | | | | |
| bit 4 | TOSE: TM | R0 Source | Edge Selec | t bit | | | | |
| | 1 = Increm 0 = Increm | nent on hig nent on low | h-to-low tran /-to-high tran | sition on RA sition on RA | 4/T0CKI pin 4/T0CKI pin | | | |
| bit 3 | PSA: Pres | caler Assi | gnment bit | | | | | |
| | 1 = Presca 0 = Presca | aler is assi aler is assi | gned to the V gned to the T | VDT īmer0 modu | le | | | |
| bit 2-0 | PS2:PS0: | Prescaler | Rate Select | bits | | | | |
| | | Bit Value | TMR0 Rate | WDT Rate | | | | |
| | | 000 001 010 | 1:2 1:4 1:8 | 1:1 1:2 1:4 | | | | |
| | | 011 | 1:16 | 1:8 | | | | |

| 001 | | ••• |
|-----|---------|---------|
| 010 | 1:8 | 1:4 |
| 011 | 1 : 16 | 1:8 |
| 100 | 1:32 | 1 : 16 |
| 101 | 1:64 | 1:32 |
| 110 | 1 : 128 | 1:64 |
| 111 | 1:256 | 1 : 128 |

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

3.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Detect.

Note: BOD is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if BOD is cleared, indicating a brown-out has occurred. The BOD STATUS bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

REGISTER 3-6: PCON REGISTER (ADDRESS: 0Ch)

| U-0 | U-0 | U-0 | U-0 | R/W-1 | U-0 | R/W-q | R/W-q |
|-------|-----|-----|-----|-------|-----|-------|-------|
| _ | _ | _ | — | OSCF | _ | POR | BOD |
| bit 7 | | | | | | | bit 0 |

- bit 7-4 Unimplemented: Read as '0'
- bit 3 OSCF: INTRC/ER oscillator frequency
 - 1 = 4 MHz typical⁽¹⁾
 - 0 = 37 KHz typical
- bit 2 Unimplemented: Read as '0'
- bit 1 **POR**: Power-on Reset STATUS bit
 - 1 = No Power-on Reset occurred
 - 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOD: Brown-out Detect STATUS bit

- 1 = No Brown-out Reset occurred
 - 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)
 - **Note 1:** When in ER Oscillator mode, setting OSCF = 1 will cause the oscillator frequency to change to the frequency specified by the external resistor.

| Legend: | | | |
|-------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |



FIGURE 5-7: BLOCK DIAGRAM OF RA7/OSC1/CLKIN PIN



FIGURE 5-9: BLOCK DIAGRAM OF



8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit Period Register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR2 register
- · A write to the T2CON register
- Any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



FIGURE 9-4: ANALOG INPUT MODE



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|-----------------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-----------------|---------------------------------|
| 1Fh | CMCON | C2OUT | C10UT | C2INV | C1NV | CIS | CM2 | CM1 | CM0 | 0000 0000 | 0000 0000 |
| 0Bh/8Bh/ 10Bh/18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | EEIF | CMIF | RCIF | TXIF | _ | CCP1IF | TMR2IF | TMR1IF | 0000 -000 | 0000 -000 |
| 8Ch | PIE1 | EEIE | CMIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 85h | TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111 | 1111 1111 |

Legend: x = Unknown, u = Unchanged, - = Unimplemented, read as '0'





Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 12.1)
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).





PIC16F62X

| REGISTER 13-2: | EECON1 F | REGISTER | R (ADDRES | SS: 9Ch) | | | | | | |
|----------------|--|---|------------------|--------------|----------------|-----------|---------------|--------|--|--|
| | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-0 | R/S-0 | R/S-x | | |
| | | _ | _ | _ | WRERR | WREN | WR | RD | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7-4 | Unimplem | ented: Rea | d as '0' | | | | | | | |
| bit 3 | WRERR: E | EPROM Er | ror Flag bit | | | | | | | |
| | 1 = A write normal 0 = The wr | 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOD Reset) 0 = The write operation completed | | | | | | | | |
| bit 2 | WREN: EE | PROM Writ | e Enable bi | t | | | | | | |
| | 1 = Allows 0 = Inhibits | write cycles write to the | s e data EEPF | ROM | | | | | | |
| bit 1 | WR: Write | Control bit | | | | | | | | |
| | 1 = Initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR b can only be set (not cleared) in software. 0 = Write cycle to the data EEPROM is complete | | | | | | | | | |
| bit 0 | RD: Read (| Control bit | | | | | | | | |
| | 1 = Initiates an EEPROM read (read takes one cycle. RD is cleared in hardware. The RD is can only be set (not cleared) in software). 0 = Does not initiate an EEPROM read | | | | | | | | | |
| | Legend: | | | | | | | | | |
| | R = Reada | ble bit | VV = V | Vritable bit | U = Unimple | emented b | it, read as ' | 0' | | |
| | -n = Value | at POR | '1' = E | Bit is set | '0' = Bit is c | leared | x = Bit is u | nknown | | |

14.5 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Detect (BOD)

14.5.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce an internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting".

14.5.2 POWER-UP TIMER (PWRT)

The PWRT provides a fixed 72 ms (nominal) timeout on power-up only, from POR or Brown-out Detect Reset. The PWRT operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the PWRT. The PWRT should always be enabled when Brown-out Detect Reset is enabled. The Power-Up Time delay will vary from chip to chip and due to VDD, temperature and process variation. See DC parameters for details.

14.5.3 OSCILLATOR START-UP TIMER (OST)

The OST provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST timeout is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

14.5.4 BROWN-OUT DETECT (BOD) RESET

The PIC16F62X members have on-chip BOD circuitry. A configuration bit, BODEN, can disable (if clear/ programmed) or enable (if set) the BOD Reset circuitry. If VDD falls below VBOD for longer than TBOD, the brown-out situation will RESET the chip. A RESET is not guaranteed to occur if VDD falls below VBOD for shorter than TBOD. VBOD and TBOD are defined in Table 17-1 and Table 17-6, respectively.

On any RESET (Power-on, Brown-out, Watchdog, etc.) the chip will remain in RESET until VDD rises above VBOD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms.

If VDD drops below VBOD while the Power-up Timer is running, the chip will go back into a Brown-out Detect Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOD, the Power-Up Timer will execute a 72 ms RESET. The Power-up Timer should always be enabled when Brown-out Detect is enabled. Figure 14-7 shows typical Brown-out situations.



FIGURE 14-7: BROWN-OUT SITUATIONS

| SUBWF | Subtract W from f | | | | | |
|---------------------|---|--|--|--|--|--|
| Syntax: | [<i>label</i>] SUBWF f,d | | | | | |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | | | | | |
| Operation: | (f) - (W) \rightarrow (dest) | | | | | |
| Status Affected: | C, DC, Z | | | | | |
| Encoding: | 00 0010 dfff ffff | | | | | |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example 1: | SUBWF REG1, 1 | | | | | |
| | Before Instruction REG1 = 3 $W = 2$ $C = ?$ After Instruction REG1 = 1 $W = 2$ $C = -1$; result is positive | | | | | |
| | Z = DC = 1 | | | | | |
| Example 2: | Before Instruction REG1 = 2 | | | | | |
| | W = 2 C = ? | | | | | |
| | After Instruction | | | | | |
| | REG1 = 0 W = 2 C = 1; result is zero Z = DC = 1 | | | | | |
| Example 3: | Before Instruction | | | | | |
| | REG1 = 1 W = 2 C = ? | | | | | |
| | After Instruction | | | | | |
| | REG1 = 0xFF $W = 2$ $C = 0; result is negative$ $Z = DC = 0$ | | | | | |

| | Swap Nibbles in f | | | | | | |
|---|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] SWAPF f,d | | | | | | |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | | | | | | |
| Operation: | (f<3:0>) → (dest<7:4>), (f<7:4>) → (dest<3:0>) | | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 00 1110 dfff ffff | | | | | | |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | SWAPF REG1, 0 | | | | | | |
| | Before Instruction | | | | | | |
| | REG1 = 0xA5 | | | | | | |
| | After Instruction | | | | | | |
| | $\begin{array}{rcl} REG1 = & 0xA5 \\ W & = & 0x5A \end{array}$ | | | | | | |
| | | | | | | | |
| TRIS | Load TRIS Register | | | | | | |
| TRIS Syntax: | Load TRIS Register [label] TRIS f | | | | | | |
| TRIS Syntax: Operands: | Load TRIS Register [<i>label</i>] TRIS f $5 \le f \le 7$ | | | | | | |
| TRIS Syntax: Operands: Operation: | Load TRIS Register [label] TRIS f $5 \le f \le 7$ (W) \rightarrow TRIS register f; | | | | | | |
| TRIS Syntax: Operands: Operation: Status Affected: | Load TRIS Register [$label$] TRIS f $5 \le f \le 7$ (W) \rightarrow TRIS register f; None | | | | | | |
| TRIS Syntax: Operands: Operation: Status Affected: Encoding: | Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fff | | | | | | |
| TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: | Load TRIS Register $[label]$ TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them. | | | | | | |
| TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: | Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.1 | | | | | | |
| TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | Load TRIS Register[/abel]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00000001100fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.11 | | | | | | |
| TRIS Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example | Load TRIS Register[label]TRISf $5 \le f \le 7$ (W) \rightarrow TRIS register f;None00011000000001100000000110000000011000000001100000000110010fffThe instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.11 | | | | | | |

PIC16F62X

| XORLW | Exclusive OR Literal with W | XORWF | Exclusive OR W with f | | | | | |
|---|--|-------------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] XORLW k | Syntax: | [<i>label</i>] XORWF f,d | | | | | |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le f \le 127$ | | | | | |
| Operation: | (W) .XOR. $k \rightarrow (W)$ | a <i>u</i> | $\mathbf{d} \in [0,1]$ | | | | | |
| Status Affected: | Z | Operation: | (W) .XOR. (f) \rightarrow (dest) | | | | | |
| Encoding: | 11 1010 kkkk kkkk | Status Affected: | Z | | | | | |
| Description: | The contents of the W register | Encoding: | 00 0110 dfff ffff | | | | | |
| are XOR'ed with the eight bit literal 'k'. The result is placed the W register. | are XOR'ed with the eight bit literal 'k'. The result is placed in the W register. | Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f' | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: Example: | es: 1 nple: XORLW 0xAF Before Instruction W = 0xB5 | Words: Cycles: | 1 1 | | | | | |
| | | Example | XORWF REG1, 1 Before Instruction | | | | | |
| | After Instruction W = 0x1A | | REG1 = 0xAF $W = 0xB5$ | | | | | |
| | | | After Instruction | | | | | |
| | | | REG1 = 0x1A W = 0xB5 | | | | | |

16.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

16.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

16.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contains source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- · Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

16.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include analog input, push button switches and eight LEDs.

16.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

16.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

16.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

16.18 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.



FIGURE 17-4: PIC16LF62X VOLTAGE-FREQUENCY GRAPH, -40°C \leq TA < 0°C, +70°C < TA \leq 85°C



© 2003 Microchip Technology Inc.

NOTES:

Note: The graphs and tables provided in this section are for design guidance and are not tested.



FIGURE 18-6: MAXIMUM IDD vs Fosc OVER VDD (LP MODE)





Note: The graphs and tables provided in this section are for design guidance and are not tested.

FIGURE 18-26: MAXIMUM IDD vs VDD OVER TEMPERATURE (-40 TO +125°C) INTERNAL 4 MHz OSCILLATOR











| | Units | INCHES* | | | MILLIMETERS | | |
|--------------------------|--------|---------|------|------|-------------|-------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | E | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .446 | .454 | .462 | 11.33 | 11.53 | 11.73 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ¢ | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .012 | 0.23 | 0.27 | 0.30 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. Device Fr | -XX equency Range | X Temperature Bange | /XX Package | XXX Pattern | Exa a) | PIC16F627 - 04/P 301 = Commercial Temp., |
|----------------------------|--|---|---|--------------------------------|------------------|--|
| | Tunge | | | | b) | pattern #301. PIC16LF627 - 04I/SO = Industrial Temp., |
| Device | PIC16F62 PIC16F62 PIC16LF6 PIC16LF6 | 2X: Standard VDD 2XT VDD range 3.0 52X: VDD range 2.0 52XT: VDD range 2.0 | range 3.0V to 5 V to 5.5V (Tape V to 5.5V V to 5.5V V to 5.5V (Tape | i.5V and Reel) and Reel) | | SOIC package, 200 kHz, extended VDD limits. |
| Frequency Range | 04 = 2 04 = 2 20 = 2 | 200 kHz (LP osc) 4 MHz (XT and ER o 20 MHz (HS osc) | osc) | | | |
| Temperature Range | - = = E = | 0°C to +70°C -40°C to +85°C -40°C to +125°C | : | | | |
| Package | P = SO = SS = | PDIP SOIC (Gull Wing, 30 SSOP (209 mil) | 00 mil body) | | | |
| Pattern | 3-Digit Pa | Ittern Code for QTP | (blank otherwis | e). | | |

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.