





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 16x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsam3n1cb-aur



# 2. SAM3N Block Diagram

Figure 2-1. SAM3N 100-pin version Block Diagram





Figure 2-2. SAM3N 64-pin version Block Diagram



# 3. Signal Description

Table 3-1 gives details on the signal name classified by peripheral.

 Table 3-1.
 Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Power S	upplies			
VDDIO	Peripherals I/O Lines Power Supply	Power			1.62V to 3.6V
VDDIN	Voltage Regulator, ADC and DAC Power Supply	Power			1.8V to 3.6V <sup>(3)</sup>
VDDOUT	Voltage Regulator Output	Power			1.8V Output
VDDPLL	Oscillator and PLL Power Supply	Power			1.65 V to 1.95V
VDDCORE	Power the core, the embedded memories and the peripherals	Power			1.65V to 1.95V Connected externally to VDDOUT
GND	Ground	Ground			
	Clocks, Oscilla	tors and PLLs			
XIN	Main Oscillator Input	Input			Reset State:
XOUT	Main Oscillator Output	Output			- PIO Input
XIN32	Slow Clock Oscillator Input	Input			- Internal Pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output			- Schmitt Trigger enabled <sup>(1)</sup>
PCK0 - PCK2	Programmable Clock Output Output		VDDIO	Reset State: - PIO Input - Internal Pull-up enabled - Schmitt Trigger enabled <sup>(1)</sup>	
	ICE and	JTAG			
TCK/SWCLK	Test Clock/Serial Wire Clock	Input			Reset State:
TDI	Test Data In	Input			- SWJ-DP Mode
TDO/TRACESWO	Test Data Out/Trace Asynchronous Data Out	Output		VDDIO	- Internal pull-up disabled
TMS/SWDIO	Test Mode Select /Serial Wire Input/Output Input				- Schmitt Trigger enabled <sup>(1)</sup>
JTAGSEL	JTAG Selection	Input	High		Permanent Internal pull-down



 Table 3-1.
 Signal Description List (Continued)

Function	Туре	Active Level	Voltage Reference	Comments
Flash M	emory	_		
Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled <sup>(1)</sup>
Reset	/Test			
Microcontroller Reset	I/O	Low	VDDIO	Permanent Internal pull-up
Test Mode Select	Input		VDDIO	Permanent Internal pull-down
Universal Asynchronous Re	ceiver Transo	eiver - UART	x	
UART Receive Data	Input			
UART Transmit Data	Output			
PIO Controller - PI	OA - PIOB - F	PIOC		
Parallel IO Controller A	I/O			Reset State:
Parallel IO Controller B	I/O			- PIO or System IOs <sup>(2)</sup>
Parallel IO Controller C	I/O		VDDIO	- Internal pull-up enabled - Schmitt Trigger enabled <sup>(1)</sup>
Universal Synchronous Asynchron	ous Receiver	Transmitter	USARTx	
USARTx Serial Clock	I/O			
USARTx Transmit Data	I/O			
USARTx Receive Data	Input			
USARTx Request To Send	Output			
USARTx Clear To Send	Input			
Timer/Cou	inter - TC			
TC Channel x External Clock Input	Input			
TC Channel x I/O Line A	I/O			
TC Channel x I/O Line B	I/O			
Pulse Width Modulation	on Controller	- PWMC		
PWM Waveform Output for channel x	Output			
	Flash M Flash and NVM Configuration Bits Erase Command  Reset  Microcontroller Reset  Test Mode Select  Universal Asynchronous Red UART Receive Data UART Transmit Data  PIO Controller - PI Parallel IO Controller A Parallel IO Controller B  Parallel IO Controller C  Universal Synchronous Asynchronous USARTx Serial Clock USARTx Transmit Data USARTx Receive Data USARTx Request To Send USARTx Clear To Send Timer/Cou TC Channel x External Clock Input TC Channel x I/O Line A TC Channel x I/O Line B  Pulse Width Modulation	Flash Memory  Flash and NVM Configuration Bits Erase Command  Reset/Test  Microcontroller Reset	Function  Flash Memory  Flash and NVM Configuration Bits Erase Command  Reset/Test  Microcontroller Reset  Microcontroller Reset  Input  Universal Asynchronous Receiver Transceiver - UART  UART Receive Data  UART Transmit Data  PIO Controller - PIOA - PIOB - PIOC  Parallel IO Controller A  Parallel IO Controller B  I/O  Parallel IO Controller C  USARTx Serial Clock  USARTx Transmit Data  USARTx Receive Data  USARTx Receive Data  Input  USARTx Receive Data  Input  USARTx Request To Send  USARTx Clear To Send  Input  Timer/Counter - TC  TC Channel x External Clock Input  TC Channel x I/O Line A  I/O  Pulse Width Modulation Controller - PWMC	Flash Memory  Flash Memory  Flash and NVM Configuration Bits Erase Command  Reset/Test  Microcontroller Reset I/O Low VDDIO  Test Mode Select Input VDDIO  Universal Asynchronous Receiver Transceiver - UARTX  UART Receive Data Input UART Transmit Data Output PIO Controller - PIOA - PIOB - PIOC  Parallel IO Controller A I/O Parallel IO Controller B I/O  Universal Synchronous Receiver Transmitter USARTX  USARTX Serial Clock I/O VDDIO  USARTX Transmit Data I/O USARTX Transmit Data Input USARTX Receive Data Input USARTX Clear To Send Input Timer/Counter - TC  TC Channel x External Clock Input Input TC Channel x External Clock Input Input TC Channel x I/O Line A I/O TC Channel x I/O Line B I/O TUSE Width Modulation Controller - PWMC

 Table 3-1.
 Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments				
Serial Peripheral Interface - SPI									
MISO	Master In Slave Out	I/O							
MOSI	Master Out Slave In	I/O							
SPCK	SPI Serial Clock	I/O							
SPI_NPCS0	SPI Peripheral Chip Select 0	I/O	Low						
SPI_NPCS1 - SPI_NPCS3	SPI Peripheral Chip Select	Output	Low						
	Two-Wire	e Interface- TWIx		*					
TWDx	TWIx Two-wire Serial Data	I/O							
TWCKx	TWIx Two-wire Serial Clock	I/O							
		Analog							
ADVREF	ADC and DAC Reference	Analog							
	10-bit Analog-to	-Digital Converter	ADC						
AD0 - AD15	Analog Inputs	Analog							
ADTRG	ADC Trigger	Input		VDDIO					
	Digital-to-Analog C	onverter Controlle	r- DACC						
DAC0	DACC channel analog output	Analog							
DATRG	DACC Trigger	Input		VDDIO					
	Fast Flash Pr	ogramming Interfa	ce						
PGMEN0-PGMEN2	Programming Enabling	Input							
PGMM0-PGMM3	Programming Mode	Input							
PGMD0-PGMD15	Programming Data	I/O							
PGMRDY	Programming Ready	Output	High	VDDIO					
PGMNVALID	Data Direction	Output	Low	VDDIO					
PGMNOE	Programming Read	Input	Low						
PGMCK	Programming Clock	Input							
PGMNCMD	Programming Command	Input	Low						

Notes: 1. Schmitt Triggers can be disabled through PIO registers.

- 2. Some PIO lines are shared with System IOs.
- 3. See Section 5.3 "Typical Powering Schematics" for restriction on voltage range of Analog Cells.



# 4.2 SAM3N4/2/1/0/00B Package and Pinout

Figure 4-3. Orientation of the 64-pad QFN Package





Figure 4-4. Orientation of the 64-lead LQFP Package



### 5. Power Considerations

### 5.1 Power Supplies

The SAM3N product has several types of power supply pins:

- VDDCORE pins: Power the core, including the processor, the embedded memories and the peripherals. Voltage ranges from 1.62V and 1.95V.
- VDDIO pins: Power the Peripherals I/O lines, Backup part, 32 kHz crystal oscillator and oscillator pads. Voltage ranges from 1.62V and 3.6V
- VDDIN pin: Voltage Regulator, ADC and DAC Power Supply. Voltage ranges from 1.8V to 3.6V for the Voltage Regulator
- VDDPLL pin: Powers the PLL, the Fast RC and the 3 to 20 MHz oscillators. Voltage ranges from 1.62V and 1.95V.

### 5.2 Voltage Regulator

The SAM3N embeds a voltage regulator that is managed by the Supply Controller.

This internal regulator is intended to supply the internal core of SAM3N. It features two different operating modes:

- In Normal mode, the voltage regulator consumes less than 700 µA static current and draws 60 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 7 µA.
- In Backup mode, the voltage regulator consumes less than 1 μA while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.80V and the start-up time to reach Normal mode is less than 100 μs.

For adequate input and output power supply decoupling/bypassing, refer to the Voltage Regulator section in the Electrical Characteristics section of the datasheet.

# 5.3 Typical Powering Schematics


The SAM3N supports a 1.62V-3.6V single supply mode. The internal regulator input connected to the source and its output feeds VDDCORE. Figure 5-1 shows the power schematics.

As VDDIN powers the voltage regulator and the ADC/DAC, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that it is different from Backup mode).



Figure 5-3. Core Externally Supplied (backup battery)

ADC, DAC Supply (3V-3.6V)



Note: The two diodes provide a "switchover circuit" (for illustration purpose) between the backup battery and the main supply when the system is put in backup mode.

#### 5.4 Active Mode

Active mode is the normal running mode with the core clock running from the fast RC oscillator, the main crystal oscillator or the PLL. The power management controller can be used to adapt the frequency and to disable the peripheral clocks.

#### 5.5 Low Power Modes

The various low-power modes of the SAM3N are described below:

#### 5.5.1 Backup Mode

The purpose of backup mode is to achieve the lowest power consumption possible in a system that is performing periodic wakeups to carry out tasks but not requiring fast startup time (<0.1ms). Total current consumption is 3 µA typical.

The Supply Controller, zero-power power-on reset, RTT, RTC, Backup registers and 32 kHz oscillator (RC or crystal oscillator selected by software in the Supply Controller) are running. The regulator and the core supply are off.

Backup mode is based on the Cortex-M3 deep sleep mode with the voltage regulator disabled.

The SAM3N can be awakened from this mode through WUP0-15 pins, the supply monitor (SM), the RTT or RTC wake-up event.

Backup mode is entered by using WFE instructions with the SLEEPDEEP bit in the System Control Register of the Cortex-M3 set to 1. (See the Power management description in The ARM Cortex M3 Processor section of the product datasheet).

Exit from Backup mode happens if one of the following enable wake-up events occurs:

• WKUPEN0-15 pins (level transition, configurable debouncing)




## 5.7 Fast Start-Up

The SAM3N allows the processor to restart in a few microseconds while the processor is in wait mode. A fast start up can occur upon detection of a low level on one of the 19 wake-up inputs (WKUP0 to 15 + SM + RTC + RTT).

The fast restart circuitry, as shown in Figure 5-5, is fully asynchronous and provides a fast start-up signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC automatically restarts the embedded 4 MHz fast RC oscillator, switches the master clock on this 4 MHz clock and reenables the processor clock.

Figure 5-5. Fast Start-Up Sources







#### 6.3 Test Pin

The TST pin is used for JTAG Boundary Scan Manufacturing Test or Fast Flash programming mode of the SAM3N series. The TST pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND, so that it can be left unconnected for normal operations. To enter fast programming mode, see the Fast Flash Programming Interface (FFPI) section. For more on the manufacturing and test mode, refer to the "Debug and Test" section of the product datasheet.

### 6.4 NRST Pin

The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region (RTC, RTT and Supply Controller). There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k $\Omega$ . By default, the NRST pin is configured as an input.

### 6.5 ERASE Pin

The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). It integrates a pull-down resistor of about 100 k $\Omega$  to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SCLK to improve the glitch tolerance. When the ERASE pin is tied high during less than 100 ms, it is not taken into account. The pin must be tied high during more than 220 ms to perform a Flash erase operation.

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, startup level of this pin must be low to prevent unwanted erasing. Please refer to Section 11.2 "Peripheral Signals Multiplexing on I/O Lines" on page 42. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash.

# 10.8 SysTick Timer

- 24-bit down counter
- Self-reload capability
- Flexible System timer

#### 10.9 Real-time Timer

- · Real-time Timer, allowing backup of time with different accuracies
  - 32-bit Free-running back-up Counter
  - Integrates a 16-bit programmable prescaler running on slow clock
  - Alarm register capable to generate a wake-up of the system through the Shut Down Controller

#### 10.10 Real Time Clock

- · Low power consumption
- Full asynchronous design
- · Two hundred year calendar
- · Programmable Periodic Interrupt
- · Alarm and update parallel load
- · Control of alarm and update Time/Calendar Data In

# 10.11 General Purpose Backup Registers

• Eight 32-bit general-purpose backup registers

#### 10.12 Nested Vectored Interrupt Controller

- Thirty Two maskable external interrupts
- · Sixteen priority levels
- · Processor state automatically saved on interrupt entry, and restored on
- Dynamic reprioritization of interrupts
- Priority grouping
  - selection of pre-empting interrupt levels and non pre-empting interrupt levels
- Support for tail-chaining and late arrival of interrupts
  - back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry and restored on interrupt exit, with no instruction overhead





### 10.13 Chip Identification

• Chip Identifier (CHIPID) registers permit recognition of the device and its revision.

Table 10-1. SAM3N Chip ID Register

Chip Name	CHIPID_CIDR	CHIPID_EXID
ATSAM3N4C (Rev A)	0x29540960	0x0
ATSAM3N2C (Rev A)	0x29590760	0x0
ATSAM3N1C (Rev A)	0x29580560	0x0
ATSAM3N4B (Rev A)	0x29440960	0x0
ATSAM3N2B (Rev A)	0x29490760	0x0
ATSAM3N1B (Rev A)	0x29480560	0x0
ATSAM3N4A (Rev A)	0x29340960	0x0
ATSAM3N2A (Rev A)	0x29390760	0x0
ATSAM3N1A (Rev A)	0x29380560	0x0

<sup>•</sup> JTAG ID: 0x05B2E03F

### 10.14 UART

- Two-pin UART
  - Implemented features are 100% compatible with the standard Atmel USART
  - Independent receiver and transmitter with a common programmable Baud Rate Generator
  - Even, Odd, Mark or Space Parity Generation
  - Parity, Framing and Overrun Error Detection
  - Automatic Echo, Local Loopback and Remote Loopback Channel Modes
  - Support for two PDC channels with connection to receiver and transmitter

#### 10.15 PIO Controllers

- 3 PIO Controllers, PIOA, PIOB and PIOC (100-pin version only) controlling a maximum of 79 I/O Lines
- Each PIO Controller controls up to 32 programmable I/O Lines
- Fully programmable through Set/Clear Registers

**Table 10-2.** PIO available according to pin count

Version	48 pin	64 pin	100 pin
PIOA	21	32	32
PIOB	13	15	15
PIOC	-	-	32

- Multiplexing of four peripheral functions per I/O Line
- For each I/O Line (whether assigned to a peripheral or used as general purpose I/O)
  - Input change, rising edge, falling edge, low level and level interrupt
  - Debouncing and Glitch filter



# 11.2.2 PIO Controller B Multiplexing

**Table 11-3.** Multiplexing on PIO Controller B (PIOB)

				ı		
I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PB0	PWM0			AD4		
PB1	PWM1			AD5		
PB2	URXD1	NPCS2		AD6/WKUP12		
PB3	UTXD1	PCK2		AD7		
PB4	TWD1	PWM2			TDI	
PB5	TWCK1			WKUP13	TDO/ TRACESWO	
PB6					TMS/SWDIO	
PB7					TCK/SWCLK	
PB8					XOUT	
PB9					XIN	
PB10						
PB11						
PB12					ERASE	
PB13		PCK0		DAC0		64/100-pin versions
PB14	NPCS1	PWM3				64/100-pin versions

# 11.2.3 PIO Controller C Multiplexing

I/O Line	Peripheral A	Peripheral B	Peripheral C	Extra Function	System Function	Comments
PC0						100-pin version
PC1						100-pin version
PC2						100-pin version
PC3						100-pin version
PC4		NPCS1				100-pin version
PC5						100-pin version
PC6						100-pin version
PC7		NPCS2				100-pin version
PC8		PWM0				100-pin version
PC9		PWM1				100-pin version
PC10		PWM2				100-pin version
PC11		PWM3				100-pin version
PC12				AD12		100-pin version
PC13				AD10		100-pin version
PC14		PCK2				100-pin version
PC15				AD11		100-pin version
PC16		PCK0				100-pin version
PC17		PCK1				100-pin version
PC18		PWM0				100-pin version
PC19		PWM1				100-pin version
PC20		PWM2				100-pin version
PC21		PWM3				100-pin version
PC22		PWM0				100-pin version
PC23		TIOA3				100-pin version
PC24		TIOB3				100-pin version
PC25		TCLK3				100-pin version
PC26		TIOA4				100-pin version
PC27		TIOB4				100-pin version
PC28		TCLK4				100-pin version
PC29		TIOA5		AD13		100-pin version
PC30		TIOB5		AD14		100-pin version
PC31		TCLK5		AD15		100-pin version





# 12. Embedded Peripherals Overview

### 12.1 Serial Peripheral Interface (SPI)

- Supports communication with serial external devices
  - Four chip selects with external decoder support allow communication with up to 15 peripherals
  - Serial memories, such as DataFlash and 3-wire EEPROMs
  - Serial peripherals, such as ADCs, DACs, LCD Controllers, CAN Controllers and Sensors
  - External co-processors
- Master or slave serial peripheral bus interface
  - 8- to 16-bit programmable data length per chip select
  - Programmable phase and polarity per chip select
  - Programmable transfer delays between consecutive transfers and between clock and data per chip select
  - Programmable delay between consecutive transfers
  - Selectable mode fault detection
- · Very fast transfers supported
  - Transfers with baud rates up to MCK
  - The chip select line may be left active to speed up transfers on the same device

## 12.2 Two Wire Interface (TWI)

- · Master, Multi-Master and Slave Mode Operation
- Compatibility with Atmel two-wire interface, serial memory and I<sup>2</sup>C compatible devices
- · One, two or three bytes for slave address
- Sequential read/write operations
- · Bit Rate: Up to 400 kbit/s
- General Call Supported in Slave Mode
- Connecting to PDC channel capabilities optimizes data transfers in Master Mode only (for TWI0 only)
  - One channel for the receiver, one channel for the transmitter
  - Next buffer support

# 12.3 Universal Asynchronous Receiver Transceiver (UART)

- Two-pin UART
  - Implemented features are 100% compatible with the standard Atmel USART
  - Independent receiver and transmitter with a common programmable Baud Rate Generator
  - Even, Odd, Mark or Space Parity Generation
  - Parity, Framing and Overrun Error Detection
  - Automatic Echo, Local Loopback and Remote Loopback Channel Modes



- Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- · Quadrature decoder
  - Advanced line filtering
  - Position/revolution/speed
- · 2-bit Gray Up/Down Counter for Stepper Motor

### 12.6 Pulse Width Modulation Controller (PWM)

- Four channels, one 16-bit counter per channel
- · Common clock generator, providing thirteen different clocks
  - One Modulo n counter providing eleven clocks
  - Two independent linear dividers working on modulo n counter outputs
- Independent channel programming
  - Independent enable/disable commands
  - Independent clock selection
  - Independent period and duty cycle, with double buffering
  - Programmable selection of the output waveform polarity

## 12.7 10-bit Analog-to-Digital Converter

- Up to 16-channel ADC
- 10-bit 384 Ksamples/sec. or 8-bit 583 Ksamples/sec. Successive Approximation Register ADC
- ±2 LSB Integral Non Linearity, ±1 LSB Differential Non Linearity
- Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
- External voltage reference for better accuracy on low voltage inputs
- · Individual enable and disable of each channel
- Multiple trigger source
  - Hardware or software trigger
  - External trigger pin
  - Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
- Sleep Mode and conversion sequencer
  - Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels

# 12.8 Digital-to-Analog Converter (DAC)

- 1 channel 10-bit DAC
- Up to 500 ksamples/s conversion rate
- Flexible conversion range
- · Multiple trigger sources
- One PDC channel



 Table 13-1.
 48-lead LQFP Package Dimensions (in mm)

14516 13-1.	10 1000 = 0.1	i i ackage Dii	11011010110 (111	,			
0		Millimeter			Inch		
Symbol	Min	Nom	Max	Min	Nom	Max	
А	_	_	1.60	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
D		9.00 BSC			0.354 BSC		
D1		7.00 BSC			0.276 BSC		
Е		9.00 BSC			0.354 BSC		
E1		7.00 BSC			0.276 BSC		
R2	0.08	_	0.20	0.003	_	0.008	
R1	0.08	_	_	0.003	_	_	
q	0°	3.5°	7°	0°	3.5°	7°	
$\theta_1$	0°	_	_	0°	_	_	
$\theta_2$	11°	12°	13°	11°	12°	13°	
$\theta_3$	11°	12°	13°	11°	12°	13°	
С	0.09	_	0.20	0.004	_	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00 REF			0.039 REF		
S	0.20	_	_	0.008	_	-	
b	0.17	0.20	0.27	0.007	0.008	0.011	
е		0.50 BSC.			0.020 BSC.		
D2		5.50			0.217		
E2		5.50			0.217		
		Tolerance	es of Form and	d Position			
aaa		0.20			0.008		
bbb		0.20		0.008			
ccc		0.08			0.003		
ddd		0.08			0.003		

 Table 13-2.
 64-lead LQFP Package Dimensions (in mm)

	Millimeter Inch					
Symbol	Min	Nom	Max	Min	Nom	Max
A	101111	-	1.60	141111		0.063
	- 0.05				_	
A1	0.05	_	0.15	0.002	_	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D		12.00 BSC			0.472 BSC	
D1		10.00 BSC			0.383 BSC	
E		12.00 BSC			0.472 BSC	
E1		10.00 BSC			0.383 BSC	
R2	0.08	_	0.20	0.003	_	0.008
R1	0.08	_	-	0.003	_	-
q	0°	3.5°	7°	0°	3.5°	7°
$\theta_1$	0°	_	-	0°	_	-
$\theta_2$	11°	12°	13°	11°	12°	13°
$\theta_3$	11°	12°	13°	11°	12°	13°
С	0.09	_	0.20	0.004	_	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00 REF			0.039 REF	
S	0.20	_	_	0.008	_	_
b	0.17	0.20	0.27	0.007	0.008	0.011
е		0.50 BSC.			0.020 BSC.	
D2		7.50			0.285	
E2		7.50			0.285	
Tolerances of Form and Position						
aaa	0.20				0.008	
bbb	0.20			0.008		
ccc		80.0			0.003	
ddd		0.08			0.003	





Table 14-1.

Ordering Code	MRL	Flash (Kbytes)	Package	Package Type	Temperature Operating Range
ATSAM3N1AA-AU	А	64	LQFP48	Green	Industrial -40°C to 85°C
ATSAM3N1AB-AU	В	64	LQFP48	Green	Industrial -40°C to 85°C
ATSAM3N1AA-MU	А	64	QFN48	Green	Industrial -40°C to 85°C
ATSAM3N1AB-MU	В	64	QFN48	Green	Industrial -40°C to 85°C
ATSAM3N0CA-AU	А	32	LQFP100	Green	Industrial -40°C to 85°C
ATSAM3N0CA-CU	А	32	TFBGA100	Green	Industrial -40°C to 85°C
ATSAM3N0BA-AU	А	32	LQFP64	Green	Industrial -40°C to 85°C
ATSAM3N0BA-MU	А	32	QFN64	Green	Industrial -40°C to 85°C
ATSAM3N0AA-AU	А	32	LQFP48	Green	Industrial -40°C to 85°C
ATSAM3N0AA-MU	А	32	QFN48	Green	Industrial -40°C to 85°C
ATSAM3N00BA-AU	А	16	LQFP64	Green	Industrial -40°C to 85°C
ATSAM3N00BA-MU	А	16	QFN64	Green	Industrial -40°C to 85°C
ATSAM3N00AA-AU	А	16	LQFP48	Green	Industrial -40°C to 85°C
ATSAM3N00AA-MU	А	16	QFN48	Green	Industrial -40°C to 85°C

# **Revision History**

Doc. Rev. 11011BS	Comments	Change Request Ref.
	Overview:	
	All mentions of 100-ball LFBGA changed into 100-ball TFBGA	8044
	Section 8. "Product Mapping", Heading was 'Memories'. Changed to 'Product Mapping'	7685
	Section 4.1.4 "100-ball TFBGA Pinout", whole pinout table updated	7201
	Updated package dimensions in 'Features'	7965

Doc. Rev	Comments	Change Request Ref.
11011AS	First issue	