



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M3 |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, IrDA, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 34 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 24К х 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V |
| Data Converters | A/D 8x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/atmel/atsam3n4aa-au |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. SAM3N Description

Atmel's SAM3N series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM Cortex-M3 RISC processor. It operates at a maximum speed of 48 MHz and features up to 256 Kbytes of Flash and up to 24 Kbytes of SRAM. The peripheral set includes 2x USARTs, 2x UARTs, 2x TWIs, 3x SPI, as well as 1 PWM timer, 6x general purpose 16-bit timers, an RTC, a 10-bit ADC and a 10-bit DAC.

The SAM3N series is ready for capacitive touch thanks to the QTouch library, offering an easy way to implement buttons, wheels and sliders.

The SAM3N device is an entry-level general purpose microcontroller. That makes the SAM3N the ideal starting point to move from 8- /16-bit to 32-bit microcontrollers.

It operates from 1.62V to 3.6V and is available in 48-pin, 64-pin and 100-pin QFP, 48-pin and 64-pin QFN, and 100-pin BGA packages.

The SAM3N series is the ideal migration path from the SAM3S for applications that require a reduced BOM cost. The SAM3N series is pin-to-pin compatible with the SAM3S series. Its aggressive price point and high level of integration pushes its scope of use far into cost-sensitive, high-volume applications.

1.1 Configuration Summary

The SAM3N4/2/1/0/00 differ in memory size, package and features list. Table 1-1 summarizes the configurations of the 9 devices.

Table 1-1.Configuration Summary

| Device | Flash | SRAM | Package | Number of PIOs | ADC | Timer | PDC Channels | USART | DAC |
|----------|------------|-----------|-------------------|-------------------|-------------|-------------------|-----------------|-------|-----|
| SAM3N4A | 256 Kbytes | 24 Kbytes | LQFP48 QFN48 | 34 | 8 channels | 6 ⁽¹⁾ | 8 | 1 | _ |
| SAM3N4B | 256 Kbytes | 24 Kbytes | LQFP64 QFN64 | 47 | 10 channels | 6 ⁽²⁾ | 10 | 2 | 1 |
| SAM3N4C | 256 Kbytes | 24 Kbytes | LQFP100 BGA100 | 79 | 16 channels | 6 | 10 | 2 | 1 |
| SAM3N2A | 128 Kbytes | 16 Kbytes | LQFP48 QFN48 | 34 | 8 channels | 6 ⁽¹⁾ | 8 | 1 | _ |
| SAM3N2B | 128 Kbytes | 16 Kbytes | LQFP64 QFN64 | 47 | 10 channels | 6(⁽²⁾ | 10 | 2 | 1 |
| SAM3N2C | 128 Kbytes | 16 Kbytes | LQFP100 BGA100 | 79 | 16 channels | 6 | 10 | 2 | 1 |
| SAM3N1A | 64 Kbytes | 8 Kbytes | LQFP48 QFN48 | 34 | 8 channels | 6 ⁽¹⁾ | 8 | 1 | _ |
| SAM3N1B | 64 Kbytes | 8 Kbytes | LQFP64 QFN64 | 47 | 10 channels | 6 ⁽²⁾ | 10 | 2 | 1 |
| SAM3N1C | 64 Kbytes | 8 Kbytes | LQFP100 BGA100 | 79 | 16 channels | 6 | 10 | 2 | 1 |
| SAM3N0A | 32 Kbytes | 8 Kbytes | LQFP48 QFN48 | 34 | 8 channels | 6 ⁽¹⁾ | 8 | 1 | _ |
| SAM3N0B | 32 Kbytes | 8 Kbytes | LQFP64 QFN64 | 47 | 10 channels | 6 ⁽²⁾ | 10 | 2 | 1 |
| SAM3N0C | 32 Kbytes | 8 Kbytes | LQFP100 BGA100 | 79 | 16 channels | 6 | 10 | 2 | 1 |
| SAM3N00A | 16 Kbytes | 4 KBytes | LQFP48 QFN48 | 34 | 8 channels | 6 ⁽¹⁾ | 8 | 1 | _ |
| SAM3N00B | 16 Kbytes | 4 KBytes | LQFP64 QFN64 | 47 | 10 channels | 6 ⁽²⁾ | 10 | 2 | 1 |


Notes: 1. Only two TC channels are accessible through the PIO.

2. Only three TC channels are accessible through the PIO.





2. SAM3N Block Diagram








Figure 2-3. SAM3N 48-pin version Block Diagramz






Table 3-1. Signal Description List (Continued)

| Signal Name | Function | Туре | Active Level | Voltage Reference | Comments |
|----------------------|---|----------------|-----------------|----------------------|---|
| | Flash M | emory | 1 | - I | |
| ERASE | Flash and NVM Configuration Bits Erase Command | Input | High | VDDIO | Reset State: - Erase Input - Internal pull-down enabled - Schmitt Trigger enabled ⁽¹⁾ |
| | Reset | /Test | | | |
| NRST | Microcontroller Reset | I/O | Low | VDDIO | Permanent Internal pull-up |
| TST Test Mode Select | | Input | | VDDIO | Permanent Internal pull-down |
| | Universal Asynchronous Re | ceiver Transc | eiver - UART | Гх | |
| URXDx | UART Receive Data | Input | | | |
| UTXDx | UART Transmit Data | Output | | | |
| | PIO Controller - PI | OA - PIOB - P | OO | | |
| PA0 - PA31 | Parallel IO Controller A | I/O | | | Reset State: |
| PB0 - PB14 | Parallel IO Controller B | I/O | | | - PIO or System IOs ⁽²⁾ |
| PC0 - PC31 | Parallel IO Controller C | I/O | | VDDIO | Internal pull-up enabled Schmitt Trigger enabled⁽¹⁾ |
| | Universal Synchronous Asynchron | ous Receiver | Transmitter | USARTx | |
| SCKx | USARTx Serial Clock | I/O | | | |
| TXDx | USARTx Transmit Data | I/O | | | |
| RXDx | USARTx Receive Data | Input | | | |
| RTSx | USARTx Request To Send | Output | | | |
| CTSx | USARTx Clear To Send | Input | | | |
| | Timer/Cou | inter - TC | | | |
| TCLKx | TC Channel x External Clock Input | Input | | | |
| TIOAx | TC Channel x I/O Line A | I/O | | | |
| TIOBx | TC Channel x I/O Line B | I/O | | | |
| | Pulse Width Modulatio | on Controller- | PWMC | | |
| PWMx | PWM Waveform Output for channel x | Output | | | |




4. Package and Pinout

SAM3N4/2/1/0/00 series is pin-to-pin compatible with SAM3S products. Furthermore SAM3N4/2/1/0/00 devices have new functionalities referenced in italic inTable 4-1, Table 4-3 and Table 4-4.

4.1 SAM3N4/2/1/0/00C Package and Pinout

4.1.1 100-lead LQFP Package Outline


Figure 4-1. Orientation of the 100-lead LQFP Package



4.1.2 100-ball TFBGA Package Outline

The 100-Ball TFBGA package has a 0.8 mm ball pitch and respects Green Standards. Its dimensions are $9 \times 9 \times 1.1$ mm.

Figure 4-2. Orientation of the 100-ball TFBGA Package



4.2 SAM3N4/2/1/0/00B Package and Pinout





Figure 4-3. Orientation of the 64-pad QFN Package

Figure 4-4. Orientation of the 64-lead LQFP Package







4.2.1 64-Lead LQFP and QFN Pinout

64-pin version SAM3N devices are pin-to-pin compatible with SAM3S products. Furthermore, SAM3N products have new functionalities shown in italic in Table 4-3.

| | Table 4-3. | 64-pin SAM3N4/2/1/0/00B Pinout |
|--|------------|--------------------------------|
|--|------------|--------------------------------|

| 1 | ADVREF | | 17 | GND | 33 | TDI/PB4 | 49 | TDO/TRACESWO/PB5 |
|----|-----------------|---|----|--------------------------------|----|-------------|----|------------------|
| 2 | GND | | 18 | VDDIO | 34 | PA6/PGMNOE | 50 | JTAGSEL |
| 3 | PB0/AD4 | | 19 | PA16/PGMD4 | 35 | PA5/PGMRDY | 51 | TMS/SWDIO/PB6 |
| 4 | PB1AD5 | | 20 | PA15/PGMD3 | 36 | PA4/PGMNCMD | 52 | PA31 |
| 5 | PB2/AD6 | ĺ | 21 | PA14/PGMD2 | 37 | PA27/PGMD15 | 53 | TCK/SWCLK/PB7 |
| 6 | PB3/AD7 | ĺ | 22 | PA13/PGMD1 | 38 | PA28 | 54 | VDDCORE |
| 7 | VDDIN | ĺ | 23 | PA24/PGMD12 | 39 | NRST | 55 | ERASE/PB12 |
| 8 | VDDOUT | ĺ | 24 | VDDCORE | 40 | TST | 56 | PB10 |
| 9 | PA17/PGMD5/AD0 | | 25 | PA25/PGMD13 | 41 | PA29 | 57 | PB11 |
| 10 | PA18/PGMD6/AD1 | ĺ | 26 | PA26/PGMD14 | 42 | PA30 | 58 | VDDIO |
| 11 | PA21/PGMD9/AD8 | | 27 | PA12/PGMD0 | 43 | PA3 | 59 | PB13/DAC0 |
| 12 | VDDCORE | ĺ | 28 | PA11/PGMM3 | 44 | PA2/PGMEN2 | 60 | GND |
| 13 | PA19/PGMD7/AD2 | ĺ | 29 | PA10/PGMM2 | 45 | VDDIO | 61 | XOUT/PB8 |
| 14 | PA22/PGMD10/AD9 | | 30 | PA9/PGMM1 | 46 | GND | 62 | XIN/PGMCK/PB9 |
| 15 | PA23/PGMD11 | | 31 | PA8/XOUT32/PGMM 0 | 47 | PA1/PGMEN1 | 63 | PB14 |
| 16 | PA20/PGMD8/AD3 | | 32 | PA7/XIN32/XOUT32/ PGMNVALID | 48 | PA0/PGMEN0 | 64 | VDDPLL |

Note: The bottom pad of the QFN package must be connected to ground.



4.3.1 48-Lead LQFP and QFN Pinout

| 1 | ADVREF | 13 | VDDIO | 25 | TDI/PB4 | 37 | TDO/TRACESWO/ PB5 |
|----|----------------|----|-------------------------|----|-------------|----|----------------------|
| 2 | GND | 14 | PA16/PGMD4 | 26 | PA6/PGMNOE | 38 | JTAGSEL |
| 3 | PB0/AD4 | 15 | PA15/PGMD3 | 27 | PA5/PGMRDY | 39 | TMS/SWDIO/PB6 |
| 4 | PB1/AD5 | 16 | PA14/PGMD2 | 28 | PA4/PGMNCMD | 40 | TCK/SWCLK/PB7 |
| 5 | PB2/AD6 | 17 | PA13/PGMD1 | 29 | NRST | 41 | VDDCORE |
| 6 | PB3/AD7 | 18 | VDDCORE | 30 | TST | 42 | ERASE/PB12 |
| 7 | VDDIN | 19 | PA12/PGMD0 | 31 | PA3 | 43 | PB10 |
| 8 | VDDOUT | 20 | PA11/PGMM3 | 32 | PA2/PGMEN2 | 44 | PB11 |
| 9 | PA17/PGMD5/AD0 | 21 | PA10/PGMM2 | 33 | VDDIO | 45 | XOUT/PB8 |
| 10 | PA18/PGMD6/AD1 | 22 | PA9/PGMM1 | 34 | GND | 46 | XIN/P/PB9/GMCK |
| 11 | PA19/PGMD7/AD2 | 23 | PA8/XOUT32/PG MM0 | 35 | PA1/PGMEN1 | 47 | VDDIO |
| 12 | PA20/AD3 | 24 | PA7/XIN32/PGMN VALID | 36 | PA0/PGMEN0 | 48 | VDDPLL |

Table 4-4. 48-pin SAM3N4/2/1/0/00A Pinout

Note: The bottom pad of the QFN package must be connected to ground.

5. Power Considerations

5.1 Power Supplies

The SAM3N product has several types of power supply pins:

- VDDCORE pins: Power the core, including the processor, the embedded memories and the peripherals. Voltage ranges from 1.62V and 1.95V.
- VDDIO pins: Power the Peripherals I/O lines, Backup part, 32 kHz crystal oscillator and oscillator pads. Voltage ranges from 1.62V and 3.6V
- VDDIN pin: Voltage Regulator, ADC and DAC Power Supply. Voltage ranges from 1.8V to 3.6V for the Voltage Regulator
- VDDPLL pin: Powers the PLL, the Fast RC and the 3 to 20 MHz oscillators. Voltage ranges from 1.62V and 1.95V.

5.2 Voltage Regulator

The SAM3N embeds a voltage regulator that is managed by the Supply Controller.

This internal regulator is intended to supply the internal core of SAM3N. It features two different operating modes:

- In Normal mode, the voltage regulator consumes less than 700 µA static current and draws 60 mA of output current. Internal adaptive biasing adjusts the regulator quiescent current depending on the required load current. In Wait Mode quiescent current is only 7 µA.
- In Backup mode, the voltage regulator consumes less than 1 µA while its output (VDDOUT) is driven internally to GND. The default output voltage is 1.80V and the start-up time to reach Normal mode is less than100 µs.

For adequate input and output power supply decoupling/bypassing, refer to the Voltage Regulator section in the Electrical Characteristics section of the datasheet.

5.3 Typical Powering Schematics

The SAM3N supports a 1.62V-3.6V single supply mode. The internal regulator input connected to the source and its output feeds VDDCORE. Figure 5-1 shows the power schematics.

As VDDIN powers the voltage regulator and the ADC/DAC, when the user does not want to use the embedded voltage regulator, it can be disabled by software via the SUPC (note that it is different from Backup mode).





Figure 5-1. Single Supply





Figure 5-2. Core Externally Supplied



Note: Restrictions

With Main Supply < 3V, ADC and DAC are not usable. With Main Supply >= 3V, all peripherals are usable.

Figure 5-3 below provides an example of the powering scheme when using a backup battery. Since the PIO state is preserved when in backup mode, any free PIO line can be used to switch off the external regulator by driving the PIO line at low level (PIO is input, pull-up enabled after backup reset). External wake-up of the system can be from a push button or any signal. See Section 5.6 "Wake-up Sources" for further details.TFBGA

| SYSTEM_IO bit number | Default function after reset | Other function | Constraints for normal start | Configuration | |
|-------------------------|---------------------------------|----------------|-------------------------------------|---|--|
| 12 | ERASE | PB12 | Low Level at startup ⁽¹⁾ | In Matrix User Interface Registers | |
| 7 | TCK/SWCLK | PB7 | - | (Refer to the System I/O | |
| 6 | TMS/SWDIO | PB6 | - | Configuration Register in the Bus Matrix section of the product datasheet.) | |
| 5 | TDO/TRACESWO | PB5 | - | | |
| 4 | TDI | PB4 | - | | |
| - | PA7 | XIN32 | - | | |
| - | PA8 | XOUT32 | - | See footnote ⁽²⁾ below | |
| - | PB9 | XIN | - | | |
| - | PB8 | XOUT | - | See footnote ⁽³⁾ below | |

 Table 6-1.
 System I/O Configuration Pin List.

Notes: 1. If PB12 is used as PIO input in user applications, a low level must be ensured at startup to prevent Flash erase before the user application sets PB12 into PIO mode.

2. In the product Datasheet Refer to: Slow Clock Generator of the Supply Controller section.

3. In the product Datasheet Refer to: 3 to 20 MHZ Crystal Oscillator information in the PMC section.

6.2.1 Serial Wire JTAG Debug Port (SWJ-DP) Pins

The SWJ-DP pins are TCK/SWCLK, TMS/SWDIO, TDO/SWO, TDI and commonly provided on a standard 20-pin JTAG connector defined by ARM. For more details about voltage reference and reset state, refer to Table 3-1 on page 7.

At startup, SWJ-DP pins are configured in SWJ-DP mode to allow connection with debugging probe. Please refer to the Debug and Test Section of the product datasheet.

SWJ-DP pins can be used as standard I/Os to provide users more general input/output pins when the debug port is not needed in the end application. Mode selection between SWJ-DP mode (System IO mode) and general IO mode is performed through the AHB Matrix Special Function Registers (MATRIX_SFR). Configuration of the pad for pull-up, triggers, debouncing and glitch filters is possible regardless of the mode.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. It integrates a permanent pull-down resistor of about 15 k Ω to GND, so that it can be left unconnected for normal operations.

By default, the JTAG Debug Port is active. If the debugger host wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables the JTAG-DP and enables the SW-DP. When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace.

The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP. For more information about SW-DP and JTAG-DP switching, please refer to the Debug and Test Section.





7.5 Master to Slave Access

All the Masters can normally access all the Slaves. However, some paths do not make sense, for example allowing access from the Cortex-M3 S Bus to the Internal ROM. Thus, these paths are forbidden or simply not wired, and shown as "-" in Table 7-3.

| Table 7-3. | | |
|------------|---------|---|
| | Masters | 0 |

| | Masters | 0 | 1 | 2 |
|--------|-------------------|-------------------|-----------------|-----|
| Slaves | | Cortex-M3 I/D Bus | Cortex-M3 S Bus | PDC |
| 0 | Internal SRAM | - | х | Х |
| 1 | Internal ROM | Х | - | Х |
| 2 | Internal Flash | X | - | - |
| 3 | Peripheral Bridge | - | х | Х |

7.6 Peripheral DMA Controller

- · Handles data transfer between peripherals and memories
- Low bus arbitration overhead
 - One Master Clock cycle needed for a transfer from memory to peripheral
 - Two Master Clock cycles needed for a transfer from peripheral to memory
- · Next Pointer management for reducing interrupt latency requirement

The Peripheral DMA Controller handles transfer requests from the channel according to the following priorities (Low to High priorities):

| Instance name | Channel T/R | 100 & 64 Pins | 48 Pins |
|---------------|-------------|---------------|---------|
| TWI0 | Transmit | x | x |
| UART0 | Transmit | x | x |
| USART0 | Transmit | x | x |
| DAC | Transmit | x | N/A |
| SPI | Transmit | x | х |
| TWIO | Receive | x | х |
| UART0 | Receive | x | х |
| USART0 | Receive | x | х |
| ADC | Receive | x | х |
| SPI | Receive | x | х |

Table 7-4. Peripheral DMA Controller

SAM3N Summary

9. Memories

9.1 Embedded Memories

9.1.1 Internal SRAM

The SAM3N4 product embeds a total of 24-Kbytes high-speed SRAM.

The SAM3N2 product embeds a total of 16-Kbytes high-speed SRAM.

The SAM3N1 product embeds a total of 8-Kbytes high-speed SRAM.

The SRAM is accessible over System Cortex-M3 bus at address 0x2000 0000.

The SRAM is in the bit band region. The bit band alias region is from $0x2200\ 0000$ and 0x23FF FFFF.

RAM size must be configurable by calibration fuses.

9.1.2 Internal ROM

The SAM3N product embeds an Internal ROM, which contains the SAM Boot Assistant (SAM-BA), In Application Programming routines (IAP) and Fast Flash Programming Interface (FFPI).

At any time, the ROM is mapped at address 0x0080 0000.

9.1.3 Embedded Flash

9.1.3.1 Flash Overview

The Flash of the SAM3N4 (256 Kbytes) is organized in one bank of 1024 pages of 256 bytes (Single plane).

The Flash of the SAM3N2 (128 Kbytes) is organized in one bank of 512 pages of 256 bytes (Single Plane).

The Flash of the SAM3N1 (64 Kbytes) is organized in one bank of 256 pages of 256 bytes (Single plane).

The Flash contains a 128-byte write buffer, accessible through a 32-bit interface.

9.1.3.2 Flash Power Supply

The Flash is supplied by VDDCORE.

9.1.3.3 Enhanced Embedded Flash Controller

The Enhanced Embedded Flash Controller (EEFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block with the 32bit internal bus. Its 128-bit wide memory interface increases performance.

The user can choose between high performance or lower current consumption by selecting either 128-bit or 64-bit access. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.

One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.





9.1.3.4 Flash Speed

The user needs to set the number of wait states depending on the frequency used.

For more details, refer to the AC Characteristics sub section in the product Electrical Characteristics Section.

9.1.3.5 Lock Regions

Several lock bits used to protect write and erase operations on lock regions. A lock region is composed of several consecutive pages, and each lock region has its associated lock bit.

| Product | Number of lock bits | Lock region size |
|---------|---------------------|----------------------|
| SAM3N4 | 16 | 16 kbytes (64 pages) |
| SAM3N2 | 8 | 16 kbytes (64 pages) |
| SAM3N1 | 4 | 16 kbytes (64 pages) |

Table 9-1. Lock bit number

If a locked-region's erase or program command occurs, the command is aborted and the EEFC triggers an interrupt.

The lock bits are software programmable through the EEFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

9.1.3.6 Security Bit Feature

The SAM3N features a security bit, based on a specific General Purpose NVM bit (GPNVM bit 0). When the security is enabled, any access to the Flash, either through the ICE interface or through the Fast Flash Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

This security bit can only be enabled, through the command "Set General Purpose NVM Bit 0" of the EEFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash are permitted.

It is important to note that the assertion of the ERASE pin should always be longer than 200 ms.

As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal operation. However, it is safer to connect it directly to GND for the final application.

9.1.3.7 Calibration Bits

NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.

9.1.3.8 Unique Identifier

Each device integrates its own 128-bit unique identifier. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the unique identifier.

SAM3N Summary

9.1.3.9 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when TST and PA0 and PA1are tied low.

9.1.3.10 SAM-BA Boot

The SAM-BA Boot is a default Boot Program which provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the UART0.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

The SAM-BA Boot is in ROM and is mapped in Flash at address 0x0 when GPNVM bit 1 is set to 0.

9.1.3.11 GPNVM Bits

The SAM3N features three GPNVM bits that can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

| GPNVMBit[#] | Function | | | |
|-------------|---------------------|--|--|--|
| 0 | Security bit | | | |
| 1 | Boot mode selection | | | |

9.1.4 Boot Strategies


The system always boots at address 0x0. To ensure a maximum boot possibilities the memory layout can be changed via GPNVM.


A general purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

The GPNVM bit can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EEFC User Interface.

Setting the GPNVM Bit 1 selects the boot from the Flash, clearing it selects the boot from the ROM. Asserting ERASE clears the GPNVM Bit 1 and thus selects the boot from the ROM by default.







FSTT0 - FSTT15 are possible Fast Startup Sources, generated by WKUP0-WKUP15 Pins, but are not physical pins.





11.2.2 PIO Controller B Multiplexing

| I/O Line | Peripheral A | Peripheral B | Peripheral C | Extra Function | System Function | Comments |
|----------|--------------|--------------|--------------|----------------|------------------|---------------------|
| PB0 | PWM0 | | | AD4 | | |
| PB1 | PWM1 | | | AD5 | | |
| PB2 | URXD1 | NPCS2 | | AD6/WKUP12 | | |
| PB3 | UTXD1 | PCK2 | | AD7 | | |
| PB4 | TWD1 | PWM2 | | | TDI | |
| PB5 | TWCK1 | | | WKUP13 | TDO/ TRACESWO | |
| PB6 | | | | | TMS/SWDIO | |
| PB7 | | | | | TCK/SWCLK | |
| PB8 | | | | | XOUT | |
| PB9 | | | | | XIN | |
| PB10 | | | | | | |
| PB11 | | | | | | |
| PB12 | | | | | ERASE | |
| PB13 | | PCK0 | | DAC0 | | 64/100-pin versions |
| PB14 | NPCS1 | PWM3 | | | | 64/100-pin versions |

Table 11-3. Multiplexing on PIO Controller B (PIOB)



- Two multi-purpose input/output signals
- Two global registers that act on all three TC Channels
- Quadrature decoder
 - Advanced line filtering
 - Position/revolution/speed
- 2-bit Gray Up/Down Counter for Stepper Motor

12.6 Pulse Width Modulation Controller (PWM)

- Four channels, one 16-bit counter per channel
- · Common clock generator, providing thirteen different clocks
 - One Modulo n counter providing eleven clocks
 - Two independent linear dividers working on modulo n counter outputs
- Independent channel programming
 - Independent enable/disable commands
 - Independent clock selection
 - Independent period and duty cycle, with double buffering
 - Programmable selection of the output waveform polarity

12.7 10-bit Analog-to-Digital Converter

- Up to 16-channel ADC
- 10-bit 384 Ksamples/sec. or 8-bit 583 Ksamples/sec. Successive Approximation Register ADC
- ±2 LSB Integral Non Linearity, ±1 LSB Differential Non Linearity
- Integrated 8-to-1 multiplexer, offering eight independent 3.3V analog inputs
- · External voltage reference for better accuracy on low voltage inputs
- · Individual enable and disable of each channel
- Multiple trigger source
 - Hardware or software trigger
 - External trigger pin
 - Timer Counter 0 to 2 outputs TIOA0 to TIOA2 trigger
- Sleep Mode and conversion sequencer
 - Automatic wakeup on trigger and back to sleep mode after conversions of all enabled channels

12.8 Digital-to-Analog Converter (DAC)

- 1 channel 10-bit DAC
- Up to 500 ksamples/s conversion rate
- · Flexible conversion range
- Multiple trigger sources
- One PDC channel

14. Ordering Information

Table 14-1.

| Ordering Code | MRL | Flash (Kbytes) | Package | Package Type | Temperature Operating Range |
|---------------|-----|-------------------|----------|--------------|--------------------------------|
| ATSAM3N4CA-AU | А | 256 | LQFP100 | Green | Industrial -40°C to 85°C |
| ATSAM3N4CA-CU | А | 256 | TFBGA100 | Green | Industrial -40°C to 85°C |
| ATSAM3N4BA-AU | А | 256 | LQFP64 | Green | Industrial -40°C to 85°C |
| ATSAM3N4BA-MU | А | 256 | QFN64 | Green | Industrial -40°C to 85°C |
| ATSAM3N4AA-AU | А | 256 | LQFP48 | Green | Industrial -40°C to 85°C |
| ATSAM3N4AA-MU | А | 256 | QFN48 | Green | Industrial -40°C to 85°C |
| ATSAM3N2CA-AU | А | 128 | LQFP100 | Green | Industrial -40°C to 85°C |
| ATSAM3N2CA-CU | А | 128 | TFBGA100 | Green | Industrial -40°C to 85°C |
| ATSAM3N2BA-AU | А | 128 | LQFP64 | Green | Industrial -40°C to 85°C |
| ATSAM3N2BA-MU | А | 128 | QFN64 | Green | Industrial -40°C to 85°C |
| ATSAM3N2AA-AU | А | 128 | LQFP48 | Green | Industrial -40°C to 85°C |
| ATSAM3N2AA-MU | А | 128 | QFN48 | Green | Industrial -40°C to 85°C |
| ATSAM3N1CA-AU | А | 64 | LQFP100 | Green | Industrial -40°C to 85°C |
| ATSAM3N1CB-AU | В | 64 | LQFP100 | Green | Industrial -40°C to 85°C |
| ATSAM3N1CA-CU | А | 64 | TFBGA100 | Green | Industrial -40°C to 85°C |
| ATSAM3N1CB-CU | В | 64 | TFBGA100 | Green | Industrial -40°C to 85°C |
| ATSAM3N1BA-AU | А | 64 | LQFP64 | Green | Industrial -40°C to 85°C |
| ATSAM3N1BB-AU | В | 64 | LQFP64 | Green | Industrial -40°C to 85°C |
| ATSAM3N1BA-MU | А | 64 | QFN 64 | Green | Industrial -40°C to 85°C |
| ATSAM3N1BB-MU | В | 64 | QFN 64 | Green | Industrial -40°C to 85°C |

