

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Core Size32-Bit Single-CSpeed120MHzConnectivityCANbus, EBI/EUPeripheralsBrown-out DetNumber of I/O99Program Memory Size1MB (1M x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C CMounting TypeSurface MountPackage / Case128-TQFP	
Speed120MHzConnectivityCANbus, EBI/EIPeripheralsBrown-out DetNumber of I/O99Program Memory Size1MB (1M x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C ofMounting TypeSurface MountPackage / Case128-TQFP	8-M4F
ConnectivityCANbus, EBI/EIPeripheralsBrown-out DetNumber of I/O99Program Memory Size1MB (1M x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C (1000)Mounting TypeSurface MountPackage / Case128-TQFP	ore
PeripheralsBrown-out DetNumber of I/O99Program Memory Size1MB (1M x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C ofMounting TypeSurface MountPackage / Case128-TQFP	
Number of I/O99Program Memory Size1MB (1M x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C (1000)Mounting TypeSurface MountPackage / Case128-TQFP	MI, Ethernet, I ² C, IrDA, LINbus, MMC/SD, QSPI, SPI, UART/USART, USB
Program Memory Size1MB (1M x 8)Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C ofMounting TypeSurface MountPackage / Case128-TQFP	ect/Reset, DMA, I ² S, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C (Mounting TypeSurface MountPackage / Case128-TQFP	
EEPROM Size-RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C ofMounting TypeSurface MountPackage / Case128-TQFP	
RAM Size256K x 8Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C (Mounting TypeSurface MountPackage / Case128-TQFP	
Voltage - Supply (Vcc/Vdd)1.71V ~ 3.63VData ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°C (Mounting TypeSurface MountPackage / Case128-TQFP128 TOFP (14)	
Data ConvertersA/D 32x12b; DOscillator TypeInternalOperating Temperature-40°C ~ 85°CMounting TypeSurface MountPackage / Case128-TQFP128 TOFP (14%)	
Oscillator Type Internal Operating Temperature -40°C ~ 85°C (Mounting Type Surface Mount Package / Case 128-TQFP	
Operating Temperature-40°C ~ 85°C (Mounting TypeSurface MountPackage / Case128-TQFP128 TOFP (14)	/A 2x12b
Mounting Type Surface Mount Package / Case 128-TQFP 120 TOFP (14)	
Package / Case 128-TQFP	(TA)
120 TOED (14)	
Supplier Device Package 128-TQFP (14x	
	(14)
Purchase URL https://www.e-	xfl.com/product-detail/microchip-technology/atsame54p20a-au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PM – Power Manager




Figure 18-2. Operating Conditions and SleepWalking

18.6.4.2 Wake-Up Time

As shown in the figure below, total wake-up time depends on:

Latency due to Power Domain Gating:

Usually, wake-up time is measured with the assumption that the power domains are already in active state. When using Power Domain Gating, changing a power domain from OFF to active state will take a certain time, refer to Electrical Characteristics. If all power domains were already in active state in standby sleep mode, this latency is zero.

- Latency due to Regulator effect: • As example, if the device is in standby sleep mode using the main voltage regulator (MAINVREG) in low power mode, the voltage level is lower than the one used in active mode. When the device wakes up, it takes a certain amount of time for the main regulator to transition to the voltage level corresponding to active mode, causing additional wake-up time.
- Latency due to the CPU clock source wake-up time.
- Latency due to the NVM memory access. Note: NVM and MAINVREG latencies can be reduced by setting the Fast Wake-Up bits in the Standby Configuration register (STDBYCFG.FASTWKUP).

21.10.13 General Purpose n

Name:	GP
Offset:	0x40 + n*0x04 [n=03]
Reset:	0x0000000
Property:	-

Bit	31	30	29	28	27	26	25	24
				GP[3	1:24]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
				GP[2	3:16]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				GP[[*]	15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				GP	7:0]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 - GP[31:0] General Purpose

These bits are for user-defined general purpose use, see 21.6.8.4 General Purpose Registers.

DMAC – Direct Memory Access Controller

Offset	Name	Bit Pos.								
0xCB										
0xCC	CHINTENCLR8	7:0						SUSP	TCMPL	TERR
0xCD	CHINTENSET8	7:0						SUSP	TCMPL	TERR
0xCE	CHINTFLAG8	7:0						SUSP	TCMPL	TERR
0xCF	CHSTATUS8	7:0					CRCERR	FERR	BUSY	PEND
		7:0		RUNSTDBY					ENABLE	SWRST
0xD0	CHCTRLA9	15:8				TRIG	SRC[7:0]			
0XD0	GHOTTLENS	23:16			TRIGA	CT[1:0]				
		31:24			THRESH	IOLD[1:0]		BURST	LEN[3:0]	
0xD4	CHCTRLB9	7:0							CME	[1:0]
0xD5	CHPRILVL9	7:0							PRIL	′L[1:0]
0xD6	CHEVCTRL9	7:0	EVOE	EVIE	EVOMO	DDE[1:0]			EVACT[2:0]	
0xD7										
	Reserved									
0xDB		_								
0xDC	CHINTENCLR9	7:0						SUSP	TCMPL	TERR
0xDD	CHINTENSET9	7:0						SUSP	TCMPL	TERR
0xDE	CHINTFLAG9	7:0						SUSP	TCMPL	TERR
0xDF	CHSTATUS9	7:0					CRCERR	FERR	BUSY	PEND
		7:0		RUNSTDBY					ENABLE	SWRST
0xE0	CHCTRLA10	15:8					SRC[7:0]			
		23:16				CT[1:0]		BUBOT		
0.54		31:24			THRESH	IOLD[1:0]		BURST	LEN[3:0]	
0xE4	CHCTRLB10	7:0								0[1:0]
0xE5 0xE6	CHPRILVL10 CHEVCTRL10	7:0 7:0	EVOE	EVIE	EVONO	DE[1:0]			EVACT[2:0]	L[1.0]
0xE0	CHEVETREIU	7.0	EVOE	EVIE	EVOINC				EVACT[2.0]	
	Reserved									
 0xEB	Reserved									
0xEC	CHINTENCLR10	7:0						SUSP	TCMPL	TERR
0xED	CHINTENSET10	7:0						SUSP	TCMPL	TERR
0xEE	CHINTFLAG10	7:0						SUSP	TCMPL	TERR
0xEF	CHSTATUS10	7:0					CRCERR	FERR	BUSY	PEND
		7:0		RUNSTDBY					ENABLE	SWRST
0. 50		15:8				TRIG	SRC[7:0]			. <u> </u>
0xF0	CHCTRLA11	23:16			TRIGA	CT[1:0]				
		31:24			THRESH	IOLD[1:0]		BURST	LEN[3:0]	
0xF4	CHCTRLB11	7:0							CME	[1:0]
0xF5	CHPRILVL11	7:0							PRIL	′L[1:0]
0xF6	CHEVCTRL11	7:0	EVOE	EVIE	EVOMO	DDE[1:0]			EVACT[2:0]	
0xF7										
	Reserved									
0xFB										
0xFC	CHINTENCLR11	7:0						SUSP	TCMPL	TERR
0xFD	CHINTENSET11	7:0						SUSP	TCMPL	TERR
0xFE	CHINTFLAG11	7:0						SUSP	TCMPL	TERR

EIC – External Interrupt Controller

Related Links

23.6.3 External Pin Processing

23.6.2 Basic Operation

23.6.2.1 Initialization

The EIC must be initialized in the following order:

- 1. Enable CLK_EIC_APB
- 2. If required, configure the NMI by writing the Non-Maskable Interrupt Control register (NMICTRL)
- 3. Enable GCLK_EIC or CLK_ULP32K when one of the following configuration is selected:
 - the NMI uses edge detection or filtering.
 - one EXTINT uses filtering.
 - one EXTINT uses synchronous edge detection.
 - one EXTINT uses debouncing.

GCLK_EIC is used when a frequency higher than 32KHz is required for filtering.

CLK_ULP32K is recommended when power consumption is the priority. For CLK_ULP32K write a '1' to the Clock Selection bit in the Control A register (CTRLA.CKSEL).

- 4. Configure the EIC input sense and filtering by writing the Configuration n register (CONFIG).
- 5. Optionally, enable the asynchronous mode.
- 6. Optionally, enable the debouncer mode.
- 7. Enable the EIC by writing a '1' to CTRLA.ENABLE.

The following bits are enable-protected, meaning that it can only be written when the EIC is disabled (CTRLA.ENABLE=0):

Clock Selection bit in Control A register (CTRLA.CKSEL)

The following registers are enable-protected:

- Event Control register (EVCTRL)
- Configuration n register (CONFIG).
- External Interrupt Asynchronous Mode register (23.8.9 ASYNCH)
- Debouncer Enable register (23.8.11 DEBOUNCEN)
- Debounce Prescaler register (23.8.12 DPRESCALER)

Enable-protected bits in the CTRLA register can be written at the same time when setting CTRLA.ENABLE to '1', but not at the same time as CTRLA.ENABLE is being cleared.

Enable-protection is denoted by the "Enable-Protected" property in the register description.

Related Links 23.8.10 CONFIG

23.6.2.2 Enabling, Disabling, and Resetting

The EIC is enabled by writing a '1' the Enable bit in the Control A register (CTRLA.ENABLE). The EIC is disabled by writing CTRLA.ENABLE to '0'.

The EIC is reset by setting the Software Reset bit in the Control register (CTRLA.SWRST). All registers in the EIC will be reset to their initial state, and the EIC will be disabled.

Refer to the CTRLA register description for details.

- 4. Write address of transmit buffer descriptor list and control information to GMAC register transmit buffer queue pointer.
- 5. The transmit circuits can then be enabled by writing to the Network Control register.

24.7.1.4 Address Matching

The GMAC register pair hash address and the four Specific Address register pairs must be written with the required values. Each register pair comprises of a bottom register and top register, with the bottom register being written first. The address matching is disabled for a particular register pair after the bottom register has been written and re-enabled when the top register is written. Each register pair may be written at any time, regardless of whether the receive circuits are enabled or disabled.

As an example, to set Specific Address register 1 to recognize destination address 21:43:65:87:A9:CB, the following values are written to Specific Address register 1 bottom and Specific Address register 1 top:

- Specific Address register 1 bottom bits 31:0 (0x98): 0x8765_4321.
- Specific Address register 1 top bits 31:0 (0x9C): 0x0000_CBA9.

24.7.1.5 PHY Maintenance

The PHY Maintenance register is implemented as a shift register. Writing to the register starts a shift operation which is signalled as complete when bit two is set in the Network Status register (about 2000 MCK cycles later when bits 18:16 are set to 010 in the Network Configuration register). An interrupt is generated as this bit is set.

During this time, the MSB of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each Management Data Clock (MDC) cycle. This causes the transmission of a PHY management frame on MDIO. See section 22.2.4.5 of the IEEE 802.3 standard.

Reading during the shift operation will return the current contents of the shift register. At the end of the management operation the bits will have shifted back to their original locations. For a read operation the data bits are updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management frame is produced.

The Management Data Clock (MDC) should not toggle faster than 2.5 MHz (minimum period of 400 ns), as defined by the IEEE 802.3 standard. MDC is generated by dividing down MCK. Three bits in the Network Configuration register determine by how much MCK should be divided to produce MDC.

24.7.1.6 Interrupts

There are 18 interrupt conditions that are detected within the GMAC. The conditions are ORed to make a single interrupt. Depending on the overall system design this may be passed through a further level of interrupt collection (interrupt controller). On receipt of the interrupt signal, the CPU enters the interrupt handler. Refer to the device interrupt controller documentation to identify that it is the GMAC that is generating the interrupt. To ascertain which interrupt, read the Interrupt Status register. Note that in the default configuration this register will clear itself after being read, though this may be configured to be write-one-to-clear if desired.

At reset all interrupts are disabled. To enable an interrupt, write to Interrupt Enable register with the pertinent interrupt bit set to 1. To disable an interrupt, write to Interrupt Disable register with the pertinent interrupt bit set to 1. To check whether an interrupt is enabled or disabled, read Interrupt Mask register. If the bit is set to 1, the interrupt is disabled.

24.7.1.7 Transmitting Frames

The procedure to set up a frame for transmission is the following:

1. Enable transmit in the Network Control register.

	Name: Offset: Reset: Property:	NSC 0x0DC 0x00000000 -						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
					NANOSE	C[21:16]		
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
				NANOS	EC[15:8]			
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
				NANOS	EC[7:0]		<u>.</u>	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

24.9.31 GMAC 1588 Timer Nanosecond Comparison Register

Bits 21:0 – NANOSEC[21:0] 1588 Timer Nanosecond Comparison Value

Value is compared to the bits [45:24] of the TSU timer count value (upper 22 bits of nanosecond value).

24.9.69 GMAC 1024 to 1518 Byte Frames Received Register

Name:	TBFR1518
Offset:	0x17C
Reset:	0x00000000
Property:	Read-Only

31	30	29	28	27	26	25	24
			NFRX	[31:24]			
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
23	22	21	20	19	18	17	16
			NFRX	[23:16]			
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
			NFR>	([15:8]			
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
			NFR	X[7:0]			
R	R	R	R	R	R	R	R
0	0	0	0	0	0	0	0
	R 0 23 R 0 15 R 0 7 R	R R 0 0 23 22 R R 0 0 15 14 R R 0 0 7 6 R R R R R R R R R R R R	R R R 0 0 0 23 22 21 R R R 0 0 0 15 14 13 R R R 0 0 0 7 6 5 R R R R R R	R R R R R R R R R Q O	R R R R R R 0 0 0 0 0 0 0 23 22 21 20 19 19 23 22 21 20 19 NFRX[23:16] NFRX[23:16] NFRX[23:16] 11 R R R R R 0 0 0 0 0 15 14 13 12 11 NFRX[15:8] NFRX[15:8] NFRX[15:8] NFRX[15:8] R R R R R 0 0 0 0 0 7 6 5 4 3 NFRX[7:0] NFRX[7:0] NFRX[7:0] NFRX[7:0]	R R R R R R 0 0 0 0 0 0 23 22 21 20 19 18 NFRX[23:16] R R R R R 0 0 0 0 0 0 15 14 13 12 11 10 NFRX[15:8] NFRX[15:8] R R R R R 0 0 0 0 0 0 7 6 5 4 3 2 NFRX[7:0] NFRX[7:0] NFRX[7:0] NFRX[7:0] NFRX[7:0]	NFRX[31:24] R R R R R R R 0 0 0 0 0 0 0 0 23 22 21 20 19 18 17 23 22 21 20 19 18 17 NFRX[23:16] NFRX[23:16] NFRX[23:16] NFRX[15:0] NFRX[15:0] NFRX[15:0] R R R R R R R R R 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9

Bits 31:0 - NFRX[31:0] 1024 to 1518 Byte Frames Received without Error

This bit field counts the number of 1024 to 1518 byte frames successfully received without error, i.e., no underrun and not too many retries.

ICM - Integrity Check Monitor

Register Address	Address Offset / Byte Lane						
	0x3 / 31:24	0x2 / 23:16	0x1 / 15:8	0x0 / 7:0			
0x000 UIHVAL0	01	23	45	67			
0x004 UIHVAL1	89	ab	cd	ef			
0x008 UIHVAL2	fe	dc	ba	98			
0x00C UIHVAL3	76	54	32	10			
0x010 UIHVAL4	fO	e1	d2	c3			

35.6.2 Basic Operation

35.6.2.1 Initialization

The following registers are enable-protected, meaning that they can only be written when the SPI is disabled (CTRL.ENABLE=0):

- Control A register (CTRLA), except Enable (CTRLA.ENABLE) and Software Reset (CTRLA.SWRST)
- Control B register (CTRLB), except Receiver Enable (CTRLB.RXEN)
- Baud register (BAUD)
- Address register (ADDR)

When the SPI is enabled or is being enabled (CTRLA.ENABLE=1), any writing to these registers will be discarded.

when the SPI is being disabled, writing to these registers will be completed after the disabling.

Enable-protection is denoted by the Enable-Protection property in the register description.

Initialize the SPI by following these steps:

- 1. Select SPI mode in master / slave operation in the Operating Mode bit group in the CTRLA register (CTRLA.MODE= 0x2 or 0x3).
- 2. Select transfer mode for the Clock Polarity bit and the Clock Phase bit in the CTRLA register (CTRLA.CPOL and CTRLA.CPHA) if desired.
- 3. Select the Frame Format value in the CTRLA register (CTRLA.FORM).
- 4. Configure the Data In Pinout field in the Control A register (CTRLA.DIPO) for SERCOM pads of the receiver.
- 5. Configure the Data Out Pinout bit group in the Control A register (CTRLA.DOPO) for SERCOM pads of the transmitter.
- 6. Select the Character Size value in the CTRLB register (CTRLB.CHSIZE).
- 7. Write the Data Order bit in the CTRLA register (CTRLA.DORD) for data direction.
- 8. If the SPI is used in master mode:
 - 8.1. Select the desired baud rate by writing to the Baud register (BAUD).
 - 8.2. If Hardware SS control is required, write '1' to the Master Slave Select Enable bit in CTRLB register (CTRLB.MSSEN).
- 9. Enable the receiver by writing the Receiver Enable bit in the CTRLB register (CTRLB.RXEN=1).

35.6.2.2 Enabling, Disabling, and Resetting

This peripheral is enabled by writing '1' to the Enable bit in the Control A register (CTRLA.ENABLE), and disabled by writing '0' to it.

Writing '1' to the Software Reset bit in the Control A register (CTRLA.SWRST) will reset all registers of this peripheral to their initial states, except the DBGCTRL register, and the peripheral is disabled.

Refer to the CTRLA register description for details.

35.6.2.3 Clock Generation

In SPI master operation (CTRLA.MODE=0x3), the serial clock (SCK) is generated internally by the SERCOM baud-rate generator.

In SPI mode, the baud-rate generator is set to synchronous mode. The 8-bit Baud register (BAUD) value is used for generating SCK and clocking the shift register. Refer to *Clock Generation – Baud-Rate Generator* for more details.

This bit is cleared when the corresponding interrupt flag is cleared and the next operation is given.

Writing '0' to this bit has no effect.

Writing '1' to this bit has no effect.

This bit is not write-synchronized.

Bit 6 – LOWTOUT SCL Low Time-Out

This bit is set if an SCL low time-out occurs.

Writing '1' to this bit location will clear this bit. This flag is automatically cleared when writing to the ADDR register.

Writing '0' to this bit has no effect.

This bit is not write-synchronized.

Bits 5:4 – BUSSTATE[1:0] Bus State

These bits indicate the current I²C bus state.

When in UNKNOWN state, writing 0x1 to BUSSTATE forces the bus state into the IDLE state. The bus state cannot be forced into any other state.

Writing BUSSTATE to idle will set SYNCBUSY.SYSOP.

Value	Name	Description
0x0	UNKNOWN	The bus state is unknown to the I ² C master and will wait for a stop condition to
		be detected or wait to be forced into an idle state by software
0x1	IDLE	The bus state is waiting for a transaction to be initialized
0x2	OWNER	The I ² C master is the current owner of the bus
0x3	BUSY	Some other I ² C master owns the bus

Bit 2 – RXNACK Received Not Acknowledge

This bit indicates whether the last address or data packet sent was acknowledged or not.

Writing '0' to this bit has no effect.

Writing '1' to this bit has no effect.

This bit is not write-synchronized.

Value	Description
0	Slave responded with ACK.
1	Slave responded with NACK.

Bit 1 – ARBLOST Arbitration Lost

This bit is set if arbitration is lost while transmitting a high data bit or a NACK bit, or while issuing a start or repeated start condition on the bus. The Master on Bus interrupt flag (INTFLAG.MB) will be set when STATUS.ARBLOST is set.

Writing the ADDR.ADDR register will automatically clear STATUS.ARBLOST.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear it.

This bit is not write-synchronized.

QSPI - Quad Serial Peripheral Interface

Value	Description
0	The ERROR interrupt is disabled.
1	The ERROR interrupt is enabled.

Bit 2 – TXC Transmission Complete Interrupt Enable Writing a '0' to this bit has no effect.

Writing a '1' will set the corresponding interrupt request.

Value	Description
0	The TXC interrupt is disabled.
1	The TXC interrupt is enabled.

Bit 1 – DRE Transmit Data Register Empty Interrupt Enable Writing a '0' to this bit has no effect.

Writing a '1' will set the corresponding interrupt request.

Value	Description
0	The DRE interrupt is disabled.
1	The DRE interrupt is enabled.

Bit 0 – RXC Receive Data Register Full Interrupt Enable Writing a '0' to this bit has no effect.

Writing a '1' will set the corresponding interrupt request.

Value	Description
0	The RXC interrupt is disabled.
1	The RXC interrupt is enabled.

38.8.3.1 Device Endpoint Configuration register n

Name:	EPCFGn
Offset:	0x100 + (n x 0x20)
Reset:	0x00
Property:	PAC Write-Protection

Bit	7	6	5	4	3	2	1	0
[EPTYPE1[2:0]				EPTYPE0[2:0]	
Access		R/W	R/W	R/W		R/W	R/W	R/W
Reset		0	0	0		0	0	0

Bits 6:4 – EPTYPE1[2:0] Endpoint Type for IN direction

These bits contains the endpoint type for IN direction.

Upon receiving a USB reset EPCFGn.EPTYPE1 is cleared except for endpoint 0 which is unchanged.

Value	Description
0x0	Bank1 is disabled.
0x1	Bank1 is enabled and configured as Control IN.
0x2	Bank1 is enabled and configured as Isochronous IN.
0x3	Bank1 is enabled and configured as Bulk IN.
0x4	Bank1 is enabled and configured as Interrupt IN.
0x5	Bank1 is enabled and configured as Dual-Bank OUT
	(Endpoint type is the same as the one defined in EPTYPE0)
0x6-0x7	Reserved

Bits 2:0 – EPTYPE0[2:0] Endpoint Type for OUT direction

These bits contains the endpoint type for OUT direction.

Upon receiving a USB reset EPCFGn.EPTYPE0 is cleared except for endpoint 0 which is unchanged.

Value	Description
0x0	Bank0 is disabled.
0x1	Bank0 is enabled and configured as Control SETUP / Control OUT.
0x2	Bank0 is enabled and configured as Isochronous OUT.
0x3	Bank0 is enabled and configured as Bulk OUT.
0x4	Bank0 is enabled and configured as Interrupt OUT.
0x5	Bank0 is enabled and configured as Dual Bank IN
	(Endpoint type is the same as the one defined in EPTYPE1)
0x6-0x7	Reserved

39.8.8 Nominal Bit Timing and Prescaler

Name:	NBTP
Offset:	0x1C
Reset:	0x00000A33
Property:	Write-restricted

This register is write-restricted and only writable if bit fields CCCR.CCE = 1 and CCCR.INIT = 1.

The CAN bit time may be programmed in the range of 4 to 385 time quanta. The CAN time quantum may be programmed in the range of 1 to 512 GCLK_CAN periods. $t_q = (NBRP + 1)$ mtq.

Note: With a CAN clock (GCLK_CAN) of 8MHz, the reset value 0x06000A03 configures the CAN for a bit rate of 500 kBits/s.

Bit	31	30	29	28	27	26	25	24	
			NSJW[6:0]						
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	1	1	0	
Bit	23	22	21	20	19	18	17	16	
				NBR	P[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
				NTSE	G1[7:0]				
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	1	0	1	0	
Bit	7	6	5	4	3	2	1	0	
		NTSEG2[6:0]							
Access		R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset		0	0	0	0	0	1	1	

Bits 31:25 - NSJW[6:0] Nominal (Re)Syncronization Jump Width

Value	Description
0x00 -	Valid values are 0 to 127. The actual interpretation by the hardware of this value is such that
0x7F	one more than the programmed value is used.

Bits 24:16 - NBRP[8:0] Nominal Baud Rate Prescaler

Value	Description
0x000 -	The value by which the oscillator frequency is divided for generating the bit time quanta. The
0x1FF	bit time is built up from a multiple of this quanta. Valid values for the Baud Rate Prescaler are
	0 to 511. The actual interpretation by the hardware of this value is such that one more than
	the value programmed here is used.

Bits 15:8 - NTSEG1[7:0] Nominal Time segment before sample point

CAN - Control Area Network

	Name: Offset: Reset: Property:	RXF0A 0xA8 0x00000000 -						
Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
			F0AI[5:0]					
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

39.8.29 Rx FIFO 0 Acknowledge

Bits 5:0 – F0AI[5:0] Rx FIFO 0 Acknowledge Index


After the Host has read a message or a sequence of messages from Rx FIFO 0 it has to write the buffer index of the last element read from Rx FIFO 0 to F0AI. This will set the Rx FIFO 0 Get Index RXF0S.F0GI to F0AI + 1 and update the FIFO 0 Fill Level RXF0S.F0FL.

SD/MMC Host Controller ...

- Internal 1024-byte Dual Port RAM
- Support for both synchronous and asynchronous abort
- Supports for SDIO Card Interrupt

40.3 Block Diagrams

40.3.1 Block Diagram



48.7.2.2 Control B Clear

Name:CTRLBCLROffset:0x04Reset:0x00Property:PAC Write-Protection, Read-Synchronized, Write-Synchronized

This register allows the user to clear bits in the CTRLB register without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Set register (CTRLBSET).

Bit	7	6	5	4	3	2	1	0
		CMD[2:0]				ONESHOT	LUPD	DIR
Access	R/W	R/W	R/W			R/W	R/W	R/W
Reset	0	0	0			0	0	0

Bits 7:5 – CMD[2:0] Command

These bits are used for software control of the TC. The commands are executed on the next prescaled GCLK_TC clock cycle. When a command has been executed, the CMD bit group will be read back as zero.

Writing 0x0 to these bits has no effect.

Writing a '1' to any of these bits will clear the pending command.

Bit 2 – ONESHOT One-Shot on Counter

This bit controls one-shot operation of the TC.

Writing a '0' to this bit has no effect

Writing a '1' to this bit will disable one-shot operation.

Value	Description				
0	The TC will wrap around and continue counting on an overflow/underflow condition.				
1	The TC will wrap around and stop on the next underflow/overflow condition.				

Bit 1 – LUPD Lock Update

This bit controls the update operation of the TC buffered registers.

When CTRLB.LUPD is set, no any update of the registers with value of its buffered register is performed on hardware UPDATE condition. Locking the update ensures that all buffer registers are valid before an hardware update is performed. After all the buffer registers are loaded correctly, the buffered registers can be unlocked.

This bit has no effect when input capture operation is enabled.

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the LUPD bit.

Value	Description
0	The CCBUFx and PERBUF buffer registers value are copied into CCx and PER registers on
	hardware update condition.
1	The CCBUFx and PERBUF buffer registers value are not copied into CCx and PER registers on hardware update condition.

49.8.2 Control B Clear

Name:CTRLBCLROffset:0x04Reset:0x00Property:PAC Write-Protection, Write-Synchronized, Read-Synchronized

This register allows the user to change this register without doing a read-modify-write operation. Changes in this register will also be reflected in the Control B Set (CTRLBSET) register.

Bit	7	6	5	4	3	2	1	0
	CMD[2:0]		IDXCMD[1:0]		ONESHOT	LUPD	DIR	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:5 – CMD[2:0] TCC Command

These bits can be used for software control of re-triggering and stop commands of the TCC. When a command has been executed, the CMD bit field will read back zero. The commands are executed on the next prescaled GCLK_TCC clock cycle.

Writing zero to this bit group has no effect.

Writing a '1' to any of these bits will clear the pending command.

Value	Name	Description
0x0	NONE	No action
0x1	RETRIGGER	Clear start, restart or retrigger
0x2	STOP	Force stop
0x3	UPDATE	Force update of double buffered registers
0x4	READSYNC	Force COUNT read synchronization
0x5 DMAOS One-shot DMA trigg		One-shot DMA trigger

Bits 4:3 – IDXCMD[1:0] Ramp Index Command

These bits can be used to force cycle A and cycle B changes in RAMP2 and RAMP2A operation. On timer/counter update condition, the command is executed, the IDX flag in STATUS register is updated and the IDXCMD command is cleared.

Writing zero to these bits has no effect.

Writing a '1' to any of these bits will clear the pending command.

Value	Name	Description		
0x0	DISABLE	DISABLE DISABLE Command disabled: IDX toggles between cycles A and B		
0x1	SET	Set IDX: cycle B will be forced in the next cycle		
0x2	CLEAR	Clear IDX: cycle A will be forced in next cycle		
0x3	HOLD	Hold IDX: the next cycle will be the same as the current cycle.		

Bit 2 - ONESHOT One-Shot

This bit controls one-shot operation of the TCC. When one-shot operation is enabled, the TCC will stop counting on the next overflow/underflow condition or on a stop command.

Writing a '0' to this bit has no effect

The PDEC is enabled by writing a '1' to the Enable bit in the Control A register (CTRLA.ENABLE). The PDEC is disabled by writing a '0' to CTRLA.ENABLE.

In QDEC or HALL operation modes, PDEC decoding is enabled writing a START command in the Control B Set register (CTRLBSET.CMD=START). The PDEC decoding is disabled writing a STOP command in the Control B Set register (CTRLBSET.CMD=STOP).

The PDEC is reset by writing a '1' to the Software Reset bit in the Control A register (CTRLA.SWRST). All registers in the PDEC, except DBGCTRL, will be reset to their initial state, and the PDEC will be disabled.


The PDEC should be disabled before the PDEC is reset to avoid undefined behavior.

53.6.2.3 Prescaler Selection

The GCLK_PDEC is fed into the internal prescaler. Prescaler outputs from 1 to 1/1024 are directly available for selection by the counter and all selections are available in Prescaler register (PRESC). If the prescaler value is higher than 0x01, the counter update condition is executed on the next prescaled clock pulse.

If the counter is set to count events, the internal prescaler is bypassed and the GCLK_PDEC clock is automatically selected during operation. The prescaler clock is also enabled when the input filtering is required.

Figure 53-2. Prescaler Selection



53.6.2.4 Input Selection and Filtering

The QDEC and HALL operations require three inputs, as shown in the Block Diagram. Each input can either be a dedicated I/O pin or an Event system channel. This is selected by writing to the corresponding Event x Enable bit in the Event Control register (EVCTRL.EVEIx) or Pin x Enable bit in the Control A register (CTRLA.PINENx).

The I/O input pin active level can be inverted by writing to the corresponding Pin x Inversion Enable bit in Control A register (CTRLA.PINVENx). In the same way, the event input active level can be inverted by writing to the corresponding Inverted Event x Input Enable bit in Event Control register (EVCTRL.EVINVx).

All input signals can be filtered before they are fed into the control logic. The FILTER register is used to configure the minimum duration for which the input signal has to be valid. The input signal minimum duration must be FILTER* $t_{GCLK\ PDEC}$.

Figure 53-3. Input Signal Filtering

Pescaled Clock	
(Signal 0, Signal 1, Signal 2)	XXXX
Filter Out	XX

PDEC – Position Decoder

Value	Description
0	The Error interrupt is disabled.
1	The Error interrupt is enabled.

Bit 0 – OVF Overflow/Underflow Interrupt Disable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Overflow Interrupt Disable/Enable bit, which disables the Overflow interrupt.

Value	Description				
C	The Overflow interrupt is disabled.				
1	The Overflow interrupt is enabled.				

Electrical Characteristics at 85°C

Clock setup		USB Device	USB Host
FDPLL	internal OSC (32K, 8M…)	No	No
	external OSC (<1MHz)	Yes	No
	external OSC (>1MHz)	Yes ⁽³⁾	Yes

Note:

- 1. When using DFLL48M in USB recovery mode, the Fine Step value must be 0xA to guarantee a USB clock at +/-0.25% before 11ms after a resume. Only usable in LDO regulator mode.
- 2. Very high signal quality and crystal-less. It is the best setup for USB Device mode.
- 3. FDPLL lock time is short when the clock frequency source is high (> 1 MHz). Thus, FDPLL and external OSC can be stopped during USB suspend mode to reduce consumption and guarantee a USB wake-up time (See TDRSMDN in the USB 2.0 specification).