



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	6
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 5x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15313t-i-sn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1.0	Device Overview	
2.0	Guidelines for Getting Started with PIC16(L)F15313/23 Microcontrollers.	
3.0	Enhanced Mid-Range CPU	
4.0	Memory Organization	
5.0	Device Configuration	
6.0	Device Information Area	
7.0	Device Configuration Information	
8.0	Resets	
9.0	Oscillator Module (with Fail-Safe Clock Monitor)	100
10.0	Interrupts	117
11.0	Power-Saving Operation Modes	139
12.0	Windowed Watchdog Timer (WWDT)	146
13.0	Nonvolatile Memory (NVM) Control	154
14.0	I/O Ports	172
15.0	Peripheral Pin Select (PPS) Module	185
16.0	Peripheral Module Disable	194
17.0	Interrupt-On-Change	202
18.0	Fixed Voltage Reference (FVR)	209
19.0	Temperature Indicator Module	212
20.0	Analog-to-Digital Converter (ADC) Module	
21.0	5-Bit Digital-to-Analog Converter (DAC1) Module	229
22.0	Numerically Controlled Oscillator (NCO) Module	
23.0	Comparator Module	
24.0	Zero-Cross Detection (ZCD) Module	
25.0	Timer0 Module	
26.0	Timer1 Module with Gate Control	
27.0	Timer2 Module With Hardware Limit Timer (HLT)	279
28.0	Capture/Compare/PWM Modules	
29.0	Pulse-Width Modulation (PWM)	311
30.0	Complementary Waveform Generator (CWG) Module	318
31.0	Configurable Logic Cell (CLC)	
32.0	Master Synchronous Serial Port (MSSP1) Module	360
33.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	411
34.0	Reference Clock Output Module	
35.0	In-Circuit Serial Programming™ (ICSP™)	443
36.0	Instruction Set Summary	445
37.0	Electrical Specifications	
38.0	DC and AC Characteristics Graphs and Charts	
39.0	Development Support	
40.0	Packaging Information	

# 4.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0X2FEF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks. Refer to Figure 4-10 for the Linear Data Memory Map.

**Note:** The address range 0x2000 to 0x2FF0 represents the complete addressable Linear Data Memory up to Bank 50. The actual implemented Linear Data Memory will differ from one device to the other in a family. Confirm the memory limits on every device.

Unimplemented memory reads as  $0 \times 00$ . Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.



#### FIGURE 4-10: LINEAR DATA MEMORY MAP

# 4.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire Program Flash Memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the Program Flash Memory cannot be accomplished via the FSR/INDF interface. All instructions that access Program Flash Memory via the FSR/INDF interface will require one additional instruction cycle to complete.

#### FIGURE 4-11: PROGRAM FLASH MEMORY MAP



# 5.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

#### 5.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Words. When  $\overline{CP} = 0$ , external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-writing the program memory is dependent upon the write protection setting. See **Section 5.4** "Write **Protection**" for more information.

# 5.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRTAPP, WRTSAF, WRTB, WRTC bits in Configuration Words (Register 5-4) define whether the corresponding region of the program memory block is protected or not.

# 5.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 13.3.6 "NVMREG Access to Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Words" for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC16(L)F153xx Memory Programming Specification" (DS40001838).

NOSC<2:0>/ COSC<2:0>	Clock Source
111	EXTOSC <sup>(1)</sup>
110	HFINTOSC <sup>(2)</sup>
101	LFINTOSC
100	Reserved
011	Reserved (operates like NOSC = 110)
010	EXTOSC with 4x PLL <sup>(1)</sup>
001	HFINTOSC with 2x PLL <sup>(1)</sup>
000	Reserved (it operates like NOSC = 110)
Note 1. EVTORC config	ured by the FEVTOCC bits of

#### TABLE 9-1: NOSC/COSC BIT SETTINGS

**Note 1:** EXTOSC configured by the FEXTOSC bits of Configuration Word 1 (Register 5-1).

2: HFINTOSC settings are configured with the HFFRQ bits of the OSCFRQ register (Register 9-6).

#### TABLE 9-2: NDIV/CDIV BIT SETTINGS

NDIV<3:0>/ CDIV<3:0>	Clock divider
1111-1010	Reserved
1001	512
1000	256
0111	128
0110	64
0101	32
0100	16
0011	8
0010	4
0001	2
0000	1

#### REGISTER 9-3: OSCCON3: OSCILLATOR CONTROL REGISTER 3

R/W/HC-0/0	U-0	U-0	R-0/0	R-0/0	U-0	U-0	U-0
CSWHOLD	—	—	ORDY	NOSCR	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	CSWHOLD: Clock Switch Hold bit
	<ul> <li>1 = Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready</li> <li>0 = Clock switch may proceed when the oscillator selected by NOSC is ready; if this bit</li> </ul>
	is clear at the time that NOSCR becomes '1', the switch will occur
bit 6-5	Unimplemented: Read as '0'.
bit 4	ORDY: Oscillator Ready bit (read-only)
	1 = OSCCON1 = OSCCON2; the current system clock is the clock specified by NOSC
	0 = A clock switch is in progress
bit 3	NOSCR: New Oscillator is Ready bit (read-only)
	1 = A clock switch is in progress and the oscillator selected by NOSC indicates a "ready" condition
	0 = A clock switch is not in progress, or the NOSC-selected oscillator is not yet ready
bit 2-0	Unimplemented: Read as '0'

#### EXAMPLE 13-1: PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
    PROG_ADDR_HI : PROG_ADDR_LO
    data will be returned in the variables;
*
   PROG_DATA_HI, PROG_DATA_LO
            L NVMADRL ; Select Bank for NVMCON registers

PROG_ADDR_LO ;

NVMADRL ; Store LSB of address

PROG_ADDR_HI ;

NVMADRU
    BANKSEL NVMADRL
    MOVLW
    MOVWF
    MOVLW
                            ; Store MSB of address
    MOVWF NVMADRH
    BCF
               NVMCON1,NVMREGS ; Do not select Configuration Space
               NVMCON1, RD
    BSF
                                  ; Initiate read
    MOVF
               NVMDATL,W
                                    ; Get LSB of word
               NVMDATH,W; Get DSB of wordPROG_DATA_LO; Store in user locationNVMDATH,W; Get MSB of wordPROG_DATA_HI; Store in user location
    MOVWF
    MOVF
    MOVWF
```

# EXAMPLE 13-4: WRITING TO PROGRAM FLASH MEMORY

; This	write routine	e assumes the following:	
; 1.6	4 bytes of dat	a are loaded, starting a	at the address in DATA_ADDR
; 2. E	ach word of da	ta to be written is made	e up of two adjacent bytes in DATA_ADDR,
; s	tored in littl	e endian format	
; 3. A	valid startin	ng address (the least sig	mificant bits = 00000) is loaded in ADDRH:ADDRL
; 4. A	DDRH and ADDRL	are located in common F	RAM (locations 0x70 - 0x7F)
; 5. N	VM interrupts	are not taken into accou	int
	BANKSEL	NVMADRH	
	MOVF	ADDRH,W	
	MOVWF	NVMADRH	; Load initial address
	MOVF	ADDRL,W	
	MOVWF	NVMADRL	
	MOVLW	LOW DATA_ADDR	; Load initial data address
	MOVWF	FSROL	
	MOVLW	HIGH DATA_ADDR	
	MOVWF	FSROH	
	BCF	NVMCON1,NVMREGS	; Set Program Flash Memory as write location
	BSF	NVMCON1,WREN	; Enable writes
	BSF	NVMCON1,LWLO	; Load only write latches
LOOP			
	MOVIW	FSR0++	
	MOVWF	NVMDATL	; Load first data byte
	MOVIW	FSR0++	
	MOVWF	NVMDATH	; Load second data byte
	MOVF	NVMADRL,W	
	XORLW	0x1F	; Check if lower bits of address are 00000
	ANDLW	0x1F	; and if on last of 32 addresses
	BTFSC	STATUS, Z	; Last of 32 words?
	GOTO	START_WRITE	; If so, go write latches into memory
	CALL	UNLOCK_SEQ	; If not, go load latch
	INCF	NVMADRL, F	; Increment address
	GOTO	LOOP	
START	WRITE		
-	BCF	NVMCON1, LWLO	; Latch writes complete, now write memory
	CALL	UNLOCK SEO	; Perform required unlock sequence
	BCF	NVMCON1,WREN	; Disable writes
	CEO.		
UNLOCK	L_SEQ MOVI W	5 5 b	
	MOVIN	INTCON CIE	· Diaphlo interrupta
	MOVWE	NUMCON 2	: Begin unlock seguence
	MOVWF	A A b	, Begin uniock sequence
	MOVWE	NUMCON 2	
	BSF	NVMCON1 WR	
	BGF	INTCON GIF	: Unlock sequence complete re-enable interrunts
	return	INICON, GIE	, onrook bequence comprete, re-enable interrupts
	TCCUTH		





# 20.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 20-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 20-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

# EQUATION 20-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

*The value for TC can be approximated with the following equations:* 

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:

ł

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$
  
=  $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$   
=  $1.37\mu s$ 

Therefore:

$$TACQ = 2\mu s + 1.37 + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.62\mu s

**Note 1:** The VAPPLIED has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

# 24.0 ZERO-CROSS DETECTION (ZCD) MODULE

The ZCD module detects when an A/C signal crosses through the ground potential. The actual zero crossing threshold is the zero crossing reference voltage, VCPINV, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the simplified block diagram Figure 24-2.

The ZCD module is useful when monitoring an A/C waveform for, but not limited to, the following purposes:

- A/C period measurement
- · Accurate long term time measurement
- · Dimmer phase delayed drive
- Low EMI cycle switching

# 24.1 External Resistor Selection

The ZCD module requires a current limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300  $\mu$ A. Refer to Equation 24-1 and Figure 24-1. Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

# EQUATION 24-1: EXTERNAL RESISTOR

$$RSERIES = \frac{VPEAK}{3 \times 10^{-4}}$$

FIGURE 24-1: EXTERNAL VOLTAGE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TMR0L	Holding Regi	ster for the Le	east Significa	nt Byte of the 1	6-bit TMR0 Regis	ter			260*
TMR0H	Holding Register for the Most Significar			nt Byte of the 1	6-bit TMR0 Regist	er			260*
T0CON0	T0EN	TOEN — TOOUT		T016BIT		T0OUTPS<3:0>			263
T0CON1	T0CS<2:0>			TOASYNC	ASYNC T0CKPS<3:0>				264
TOCKIPPS	—	—			T0CKIPPS-	<5:0>			191
TMR0PPS	—	—			TMR0PPS	<5:0>			191
T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	—	—	275
INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	121
PIR0	—	—	TMR0IF	IOCIF	—	—	—	INTF	130
PIE0	_	—	TMR0IE	IOCIE		—	—	INTE	122

# TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module. \* Page with Register information.

# 26.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is 16-bit timer/counters with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- Clock source for optional comparator synchronization
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- · Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- · Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- Gate Value Status
- · Gate Event Interrupt

Figure 26-1 is a block diagram of the Timer1 module. This device has one instance of Timer1 type modules.



# FIGURE 26-1: TIMER1 BLOCK DIAGRAM

# 26.5.2 TIMER GATE SOURCE SELECTION

One of the several different external or internal signal sources may be chosen to gate the timer and allow the timer to increment. The gate input signal source can be selected based on the T1GATE register setting. See the T1GATE register (Register 26-4) description for a complete list of the available gate sources. The polarity for each available source is also selectable. Polarity selection is controlled by the GPOL bit of the T1GCON register.

#### 26.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for the timer gate control. It can be used to supply an external source to the time gate circuitry.

#### 26.5.2.2 Timer0 Overflow Gate Operation

When Timer0 overflows, or a period register match condition occurs (in 8-bit mode), a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

# 26.5.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for the timer gate control. The Comparator 1 output can be synchronized to the timer clock or left asynchronous. For more information see **Section 23.4.1 "Comparator Output Synchronization**".

# 26.5.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for the timer gate control. The Comparator 2 output can be synchronized to the timer clock or left asynchronous. For more information see Section 23.4.1 "Comparator Output Synchronization".

# 26.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a timer gate signal, as opposed to the duration of a single level pulse.

The timer gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 26-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the GTM bit of the T1GCON register. When the GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

**Note:** Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

#### 26.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the GSPM bit in the T1GCON register. Next, the GGO/DONE bit in the T1GCON register must be set. The timer will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment the timer until the GGO/DONE bit is once again set in software. See Figure 26-5 for timing details.

If the Single-Pulse Gate mode is disabled by clearing the GSPM bit in the T1GCON register, the GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the timer gate source to be measured. See Figure 26-6 for timing details.

# 26.5.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the GVAL bit in the T1GCON register. The GVAL bit is valid even when the timer gate is not enabled (GE bit is cleared).

# 26.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of GVAL occurs, the TMR1GIF flag bit in the PIR5 register will be set. If the TMR1GIE bit in the PIE5 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the timer gate is not enabled (TMR1GE bit is cleared).

# REGISTER 31-3: CLCxSEL0: GENERIC CLCx DATA 0 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			LCxD	1S<5:0>		
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplement	ed bit, read as '0'		
u = Bit is unchanged	I	x = Bit is unknown		-n/n = Value at P	OR and BOR/Value	at all other Resets	
'1' = Bit is set		'0' = Bit is cleared					

#### bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD1S<5:0>: CLCx Data1 Input Selection bits See Table 31-2.

#### REGISTER 31-4: CLCxSEL1: GENERIC CLCx DATA 1 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	-			LCxD2	2S<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'

bit 5-0 LCxD2S<5:0>: CLCx Data 2 Input Selection bits

See Table 31-2.

# REGISTER 31-5: CLCxSEL2: GENERIC CLCx DATA 2 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
—	—		LCxD3S<5:0>								
bit 7							bit 0				

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

```
bit 7-6 Unimplemented: Read as '0'
```

bit 5-0 LCxD3S<5:0>: CLCx Data 3 Input Selection bits See Table 31-2.

# REGISTER 31-6: CLCxSEL3: GENERIC CLCx DATA 3 SELECT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
—	—		LCxD4S<5:0>							
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 LCxD4S<5:0>: CLCx Data 4 Input Selection bits See Table 31-2.



PIC16(L)F15313/23

#### I<sup>2</sup>C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 0, DHEN = 0) FIGURE 32-14:

#### **REGISTER 32-2:** SSP1CON1: SSP1 CONTROL REGISTER 1

R/C/HS-0/0	B/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
WCOL	SSPOV <sup>(1)</sup>	SSPEN	CKP		SSPI	M<3:0>			
bit 7		00. 2.1	014				bit 0		
<u> </u>									
Legend:									
R = Readable t	bit	W = Writable bit		U = Unimplement	ed bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unknow	'n	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleared	d	HS = Bit is set by	hardware	C = User cleared			
bit 7	WCOL: Write Co 1 = The SSP1E 0 = No collisior	Ilision Detect bit (Ti 8UF register is writter 1	ransmit mode onl n while it is still tran	y) smitting the previous	word (must be clear	red in software)			
bit 6	SSPOV: Receive In SPI mode: 1 = A new byte lost. Overflow avoid settin to the SSP <sup>2</sup> 0 = No overflow In I <sup>2</sup> C mode: 1 = A byte is re (must be cl 0 = No overflow	e Overflow Indicator is received while the ow can only occur in g overflow. In Maste IBUF register (must v ecceived while the S eared in software). v	r bit <sup>(1)</sup> e SSP1BUF regist Slave mode. In S r mode, the overflo be cleared in soft SP1BUF register	er is still holding the p ave mode, the user r w bit is not set since a ware). is still holding the p	previous data. In ca nust read the SSP each new reception revious byte. SSP	se of overflow, the da IBUF, even if only trai (and transmission) is OV is a "don't care"	ta in SSP1SR is nsmitting data, to initiated by writing in Transmit mode		
bit 5	<b>SSPEN:</b> Synchro In both modes, w ln SPI mode: $1 = Enables set0 = Disables setln l^2C mode:1 = Enables the0 = Disables set$	nous Serial Port E when enabled, the for rial port and configue erial port and config e serial port and config erial port and config	nable bit ollowing pins mus res SCK, SDO, SL gures these pins a figures the SDA an gures these pins a	t be properly configu of and SS as the sour is I/O port pins d SCL pins as the so is I/O port pins	ured as input or ou rce of the serial port urce of the serial po	tput ; pins <sup>(2)</sup> vrt pins <sup>(3)</sup>			
bit 4	<b>CKP:</b> Clock Pola In SPI mode: 1 = Idle state for 0 = Idle state for In I2C Slave mod SCL release con 1 = Enable clock N 0 = Holds clock N In I2C Master mod Unused in this m	rity Select bit clock is a high leve clock is a low level <u>le:</u> trol ow (clock stretch). ( <u>de:</u> ode	el (Used to ensure c	lata setup time.)					
bit 3-0	SSPM<3:0>: Syr 1111 = I <sup>2</sup> C Slave 1100 = I <sup>2</sup> C Slave 1101 = Reserved 1010 = Reserved 1011 = I <sup>2</sup> C firmw 1010 = SPI Masi 1001 = Reserved 1000 = I <sup>2</sup> C Mast 0111 = I <sup>2</sup> C Slave 0110 = SPI Slav 0100 = SPI Slav 0010 = SPI Masi 0010 = SPI Masi 0001 = SPI Masi 0001 = SPI Masi	achronous Serial P e mode, 10-bit addre d mode, 7-bit addre d d vare controlled Mas ter mode, clock = F e mode, clock = F e mode, clock = SC e mode, clock = SC e mode, clock = SC ter mode, clock = F ter mode, clock = F ter mode, clock = F ter mode, clock = F	ort Mode Select b ress with Start and ster mode (slave in osc/(4 * (SSP1Al osc / (4 * (SSP1Al osc / (4 * (SSP1A ress SK pin, <u>SS</u> pin cor 2_match/2 osc/64 osc/16 osc/4	its d Stop bit interrupts of Stop bit interrupts en dle) DD+1)) <sup>(5)</sup> ,DD+1)) <sup>(4)</sup> htrol disabled, <del>SS</del> ca htrol enabled	enabled nabled In be used as I/O p	in			
Note 1: Ir 2: V F	n Master mode, the ov When enabled, these p RxyPPS to select the p	erflow bit is not set ins must be proper ins.	since each new r ly configured as i	eception (and transr nput or output. Use \$	mission) is initiated SSP1SSPPS, SSP	by writing to the SS 1CLKPPS, SSP1DA	P1BUF register. TPPS, and		

- When enabled, the SDA and SCL pins must be configured as inputs. Use SSP1CLKPPS, SSP1DATPPS, and RxyPPS to select the pins.
  SSP1ADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C mode.
  SSP1ADD value of '0' is not supported. Use SSPM = 0000 instead.

#### 33.1.2.3 Receive Interrupts

The RX1IF interrupt flag bit of the PIR3 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RX1IF interrupt flag bit is read-only, it cannot be set or cleared by software.

RX1IF interrupts are enabled by setting all of the following bits:

- RX1IE, Interrupt Enable bit of the PIE3 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RX1IF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

#### 33.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RC1STA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RC1REG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RC1STA register which resets the EUSART. Clearing the CREN bit of the RC1STA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note: If all receive characters in the receive FIFO have framing errors, repeated reads of the RC1REG will not clear the FERR bit.

#### 33.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RC1STA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RC1STA register or by resetting the EUSART by clearing the SPEN bit of the RC1STA register.

# 33.1.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RC1STA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RC1STA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RC1REG.

#### 33.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RC1STA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RX1IF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

# FIGURE 33-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION

CYSSC (	UNUNUN. Bit seit byr i	purunuru ***	furvuru	r.) I	vvvy	U J	VUVY	WWW	funa.	nywwn :			nunununu. Riestad
1950-1950 W 1990-1990 W M		. %.	,	, , , , , ,		····· · ·	· · · · · · · · · · · · · · · · · · ·		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	: : :			
		······ : :	:		//////////////////////////////////////	1112; ;			; ; ; ;				
istanis.				: : :			·····	-03	Pored due	to Şaar Aa	d d j	SC:3883?	,
Mil Riche 31		////////////////////////////////////	////////////////////////////////////	/////// VOE 3	////////////////////////////////////						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		

# FIGURE 33-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



() The SURARY remains in His while the WUE is set.

# 33.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TX1STA register. The Break character transmission is then initiated by a write to the TX1REG. The value of data written to TX1REG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TX1STA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 33-9 for the timing of the Break character sequence.

# 33.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TX1REG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TX1REG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TX1REG becomes empty, as indicated by the TX1IF, the next data byte can be written to TX1REG.



# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

http://www.microchip.com/packaging

Note:

For the most current package drawings, please see the Microchip Packaging Specification located at

Microchip Technology Drawing No. C04-057C Sheet 1 of 2



# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

http://www.microchip.com/packaging

Note:

For the most current package drawings, please see the Microchip Packaging Specification located at

Microchip Technology Drawing No. C04-065C Sheet 1 of 2

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	N	MILLIMETERS			
Dimension	MIN	NOM	MAX		
Contact Pitch	E		0.65 BSC		
Contact Pad Spacing	C1		5.90		
Contact Pad Width (X14)	X1			0.45	
Contact Pad Length (X14)	Y1			1.45	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A