

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	12
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 11x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	14-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	14-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15323-i-st

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

			REGIOTER		BAIINO		020/	1	1		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 16		•	•						•	•	
						and Table 4.0 fee					
	Cru Core registers, see Table 4-3 for specifics										
80Ch	WDTCON0	—								dd dddo	
80Dh	WDTCON1	—		WDTCS<2:0>		_		WINDOW<2:0)>	-वेर्वेवे -वेर्वेवे	-বর্বব -বর্বব
80Eh	WDTPSL		•		PSCNT	<7:0>	•			0000 0000	0000 0000
80Fh	WDTPSH				PSCNT<	<15:8>				0000 0000	0000 0000
810h	WDTTMR	—		WDTTM	IR<3:0>		STATE	PSCNT17	PSCNT16	xxxx x000	xxxx x000
811h	BORCON	SBOREN	—	—	_	—	—	—	BORRDY	1 q	uu
812h	VREGCON	—	—	—	_	—	—	VREGPM ⁽¹⁾	—	0-	0-
813h	PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	0011 110q	qqqq qquu
814h	PCON1		_			—	—	MEMV	—	1-	u-
815h	—				Unimpler	nented				—	—
816h	—				Unimpler	nented				—	—
817h	—				Unimpler	nented				—	—
818h	—				Unimpler	nented				—	—
819h	—				Unimpler	nented				—	—
81Ah	NVMADRL				NVMAD	R<7:0>				xxxx xxxx	uuuu uuuu
81Bh	NVMADRH					NVMADR<14:8	>			-xxx xxxx	-uuu uuuu
81Ch	NVMDATL				NVMDA	Γ<7:0>				0000 0000	0000 0000
81Dh	NVMDATH		_			NVMD	AT<13:8>			00 0000	00 0000
81Eh	NVMCON1	—	NVMREGS	LWLO	FREE	WRERR	WREN	WR	RD	-000 x000	-000 q000
81Fh	NVMCON2		NVMCON2<7:0>								uuuu uuuu

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Present only on PIC16F15313/23.

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

						•	,				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 20	ank 20										
	CPU CORE REGISTERS; see Table 4-3 for specifics										
A0Ch — A1Fh	_ Unimplemented								_		
l egend:	r_{r} = unknown r_{r} = unknown r_{r} = depende on condition r_{r} = unimplemented read as $(0, r)$ = reserved. Shaded locations unimplemented read as $(0, r)$										

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 61											
				CPU COF	RE REGISTERS:	see Table 4-3 fo	specifics				
					,						
1E8Ch	_				Unimpler	mented				_	_
1E8Dh					Unimpler	mented				_	
1E8Eh	_				Unimpler	mented	•	•	-	_	_
1E8Fh	PPSLOCK				—				PPSLOCKED	0	0
1E90h	INTPPS					INTF	PS<5:0>			00 1000	uu uuuu
1E91h	TOCKIPPS					TOCK	PPS<5:0>			00 0100	uu uuuu
1E92h	T1CKIPPS	_	_			T1CK	PPS<5:0>			01 0000	uu uuuu
1E93h	T1GPPS	_	_			T1GF	PS<5:0>			00 1101	uu uuuu
1E94h		linimation									
1E9Bh	_	Unimplemented							_	_	
1E9Ch	T2INPPS	— — T2INPPS<5:0>						01 0011	uu uuuu		
1E9Dh		Linimplemented									
1EA0h	—	Unimpiementea							_	—	
1EA1h	CCP1PPS	_	—			CCP1	PPS<5:0>			01 0010	uu uuuu
1EA2h	CCP2PPS	_	—			CCP2	PPS<5:0>			01 0001	uu uuuu
1EA3h					L la incur la c	en e un de sel					
1EB0h	—				Unimpier	nented				_	_
1EB1h	CWG1PPS	_	_			CWG1	PPS<5:0>			00 1000	uu uuuu
1EB2h											
 1EBAh	_				Unimpler	nented				_	_
1EBBh	CLCIN0PPS	—	_			CLCIN	0PPS<5:0>			00 0000	uu uuuu
1EBCh	CLCIN1PPS	_	_			CLCIN	1PPS<5:0>			00 0001	uu uuuu
1EBDh	CLCIN2PPS	_	_	- CLCIN2PPS<5:0>					00 1110	uu uuuu	
1EBEh	CLCIN3PPS	– – CLCIN3PPS<5:0>						00 1111	uu uuuu		
1EBFh											
 1EC2h	_				Unimpler	nented				—	-
1EC3h	ADACTPPS	_	—			CLCIN	3PPS<5:0>			001100	uuuuuu
1EC4h	_				Unimpler	mented				—	—

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

PIC16(L)F15313/23

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

						•	•				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 62 (C	Continued)										
1F38h	ANSELA	—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	11 1111	11 1111
1F39h	WPUA	—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	00 0000	00 0000
1F3Ah	ODCONA	—	—	ODCA5	ODCA4	—	ODCA2	ODCA1	ODCA0	00 0000	00 0000
1F3Bh	SLRCONA	—	—	SLRA5	SLRA4	—	SLRA2	SLRA1	SLRA0	11 1111	11 1111
1F3Ch	INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	11 1111	11 1111
1F3Dh	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
1F3Eh	IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
1F3Fh	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
1F40h				•			•	•			
 1F4Dh	—				Unimpler	mented				—	_
1F4Eh	ANSELC ⁽¹⁾	_	_	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111
1F4Fh	WPUC ⁽¹⁾	_	_	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	00 0000	00 0000
1F50h	ODCONC ⁽¹⁾	_	_	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	00 0000	00 0000
1F51h	SLRCONC ⁽¹⁾	_	_	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	11 1111	11 1111
1F52h	INLVLC ⁽¹⁾	_	_	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	11 1111	11 1111
1F53h	IOCCP ⁽¹⁾	_	_	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	00 0000	00 0000
1F54h	IOCCN ⁽¹⁾	_	_	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	00 0000	00 0000

IOCCF4

Unimplemented

IOCCF3

IOCCF2

IOCCF1

IOCCF0

--00 0000

_

--00 0000

_

TABLE 4-10: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

_

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

IOCCF5

Present only in PIC16(L)F15323. Note 1:

IOCCF⁽¹⁾

1F55h

1F56h

1F6Fh

5.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

5.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-writing the program memory is dependent upon the write protection setting. See **Section 5.4** "Write **Protection**" for more information.

5.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRTAPP, WRTSAF, WRTB, WRTC bits in Configuration Words (Register 5-4) define whether the corresponding region of the program memory block is protected or not.

5.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 13.3.6 "NVMREG Access to Device Information Area, Device Configuration Area, User ID, Device ID and Configuration Words" for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC16(L)F153xx Memory Programming Specification" (DS40001838).

-m/n = Value at POR/Value at all other Resets

Register Definitions: Power Control 8.15

u = Bit is unchanged

REGISTER 8-	2: PCON	U: POWER C	UNIRUL RE	EGISTER U				
R/W/HS-0/q	R/W/HS-0/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u	
STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	
bit 7		•					bit 0	
Legend:								
HC = Bit is clea	HC = Bit is cleared by hardware				et by hardware			
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				

NA. DOWED CONTROL DECICTED

x = Bit is unknown

'1' = Bit is set	'0' = Bit is cleared q = Value depends on condition
bit 7	STKOVF: Stack Overflow Flag bit 1 = A Stack Overflow occurred 0 = A Stack Overflow has not occurred or cleared by firmware
bit 6	STKUNF: Stack Underflow Flag bit 1 = A Stack Underflow occurred 0 = A Stack Underflow has not occurred or cleared by firmware
bit 5	 WDTWV: WDT Window Violation Flag bit 1 = A WDT Window Violation Reset has not occurred or set to '1' by firmware 0 = A WDT Window Violation Reset has occurred (a CLRWDT instruction was executed either without arming the window or outside the window (cleared by hardware)
bit 4	RWDT: Watchdog Timer Reset Flag bit 1 = A Watchdog Timer Reset has not occurred or set to '1' by firmware 0 = A Watchdog Timer Reset has occurred (cleared by hardware)
bit 3	RMCLR: MCLR Reset Flag bit 1 = A MCLR Reset has not occurred or set to '1' by firmware 0 = A MCLR Reset has occurred (cleared by hardware)
bit 2	RI: RESET Instruction Flag bit 1 = A RESET instruction has not been executed or set to '1' by firmware 0 = A RESET instruction has been executed (cleared by hardware)
bit 1	POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)

PIC16(L)F15313/23



© 2017 Microchip Technology Inc.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
	—	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	
bit 7							bit 0	
Legend:								
R = Readable bit W =		W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 14-12: ANSELC: PORTC ANALOG SELECT REGISTER

bit 7-6	Unimplemented: Read as '0'	

bit 5-0 ANSC<5:0>: Analog Select between Analog or Digital Function on Pins RC<5:0>, respectively⁽¹⁾ 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 14-13: WPUC: WEAK PULL-UP PORTC REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0 WPUC<5:0>: Weak Pull-up Register bits

1 = Pull-up enabled 0 = Pull-up disabled

© 2017 Microchip Technology Inc.

19.4 Minimum Operating VDD

When the temperature circuit is operated in Low range, the device may be operated at any operating voltage that is within specifications. When the temperature circuit is operated in High range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 19-1 shows the recommended minimum $\mathsf{V}\mathsf{D}\mathsf{D}$ vs. Range setting.

TABLE 19-1: RECOMMENDED VDD vs. RANGE

Min.VDD, TSRNG = 1	Min. VDD, TSRNG = 0
(High Range)	(Low Range)
≥ 2.5	≥ 1.8

19.5 Temperature Indicator Range

The temperature indicator circuit operates in either High or Low range. The High range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range. High range requires a higher-bias voltage to operate and thus, a higher VDD is needed. The Low range is selected by clearing the TSRNG bit of the FVRCON register. The Low range generates a lower sensor voltage and thus, a lower VDD voltage is needed to operate the circuit.

The output voltage of the sensor is the highest value at -40° C and the lowest value at $+125^{\circ}$ C.

- **High Range:** The High range is used in applications with the reference for the ADC, VREF = 2.048V. This range may not be suitable for battery-powered applications.
- Low Range: This mode is useful in applications in which the VDD is too low for high-range operation. The VDD in this mode can be as low as 1.8V. VDD must, however, be at least 0.5V higher than the maximum sensor voltage depending on the expected low operating temperature.

19.6 Device Information Area (DIA) Data

During factory testing, internal ADC readings are taken at a single temperature point within the operating range of the device, and stored in the Data Information Area (DIA). Two readings are currently taken and stored in the DIA for each device. One with the low range setting selected and one for the high range setting. Both readings are taken at the same temperature reference point.

These single temperature point readings stored in the DIA can be used to perform the single-point calibration as described in **Section 19.2.1 "Calibration"** by solving Equation 19-1 for TOFFSET.

Note:	Note that the lower temperature range
	(e.g., -40°C) will suffer in accuracy
	because temperature conversion must
	extrapolate below the reference points,
	amplifying any measurement errors.

Refer to Section 6.3 "Analog-to-Digital Conversion Data of the Temperature Sensor" for more information on the temperature indicator data stored in the DIA and how to access it.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFV	R<1:0>	ADFVR∙	<1:0>	210
ADCON0			CHS<5:0> GO/DONE ADON				ADON	223	
ADCON1	ADFM	A	ADCS<2:0> — —			ADPREF	<1:0>	224	
ADACT	—	— — ADACT<4:0>			225				
ADRESH		ADRESH<7:0>					226		
ADRESL	ADRESL<7:0>					226			

TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Legend: Shaded cells are unused by the Temperature Indicator module.

REGISTER 20-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

'1' = Bit is set

REGISTER 20-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

'0' = Bit is cleared

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result

Lower two bits of 10-bit conversion resu

bit 5-0 Reserved: Do not use.

© 2017 Microchip Technology Inc.

23.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Table 37-14 for more details.

23.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 23-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



30.12 Configuring the CWG

The following steps illustrate how to properly configure the CWG.

- 1. Ensure that the TRIS control bits corresponding to the desired CWG pins for your application are set so that the pins are configured as inputs.
- 2. Clear the EN bit, if not already cleared.
- 3. Set desired mode of operation with the MODE bits.
- Set desired dead-band times, if applicable to mode, with the CWG1DBR and CWG1DBF registers.
- 5. Setup the following controls in the CWG1AS0 and CWG1AS1 registers.
 - a. Select the desired shutdown source.
 - b. Select both output overrides to the desired levels (this is necessary even if not using autoshutdown because start-up will be from a shutdown state).
 - c. Set which pins will be affected by auto-shutdown with the CWG1AS1 register.
 - d. Set the SHUTDOWN bit and clear the REN bit.
- 6. Select the desired input source using the CWG1ISM register.
- 7. Configure the following controls.
 - a. Select desired clock source using the CWG1CLKCON register.
 - b. Select the desired output polarities using the CWG1CON1 register.
 - c. Set the output enables for the desired outputs.
- 8. Set the EN bit.
- Clear TRIS control bits corresponding to the desired output pins to configure these pins as outputs.
- If auto-restart is to be used, set the REN bit and the SHUTDOWN bit will be cleared automatically. Otherwise, clear the SHUTDOWN bit to start the CWG.

30.12.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the LSBD and LSAC bits of the CWG1AS0 register. LSBD<1:0> controls the CWG1B and D override levels and LSAC<1:0> controls the CWG1A and C override levels. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not affect the override level.

30.12.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the REN bit of the CWG1CON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 30-13 and Figure 30-14.

30.12.2.1 Software Controlled Restart

When the REN bit of the CWG1AS0 register is cleared, the CWG must be restarted after an auto-shutdown event by software. Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the SHUTDOWN bit will remain set. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.

30.12.2.2 Auto-Restart

When the REN bit of the CWG1CON2 register is set, the CWG will restart from the auto-shutdown state automatically. The SHUTDOWN bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation. The $\mathsf{I}^2\mathsf{C}$ interface supports the following modes and features:

- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited multi-master support
- 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking

- Clock stretching
- Bus collision detection
- General call address matching
- Address masking
- · Selectable SDA hold times

Figure 32-2 is a block diagram of the I^2C interface module in Master mode. Figure 32-3 is a diagram of the I^2C interface module in Slave mode.

FIGURE 32-2: MSSP BLOCK DIAGRAM (I²C MASTER MODE)



PIC16(L)F15313/23

32.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSP1CON1<3:0> and SSP1STAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- · Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSP1CON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSP1CONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRISx register) appropriately programmed as follows:

- SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding
 TRIS bit cleared
- SCK (Slave mode) must have corresponding
 TRIS bit set
- SS must have corresponding TRIS bit set

FIGURE 32-5:

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

SPI MASTER/SLAVE CONNECTION

The MSSP consists of a transmit/receive shift register (SSP1SR) and a buffer register (SSP1BUF). The SSP1SR shifts the data in and out of the device, MSb first. The SSP1BUF holds the data that was written to the SSP1SR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSP1BUF register. Then, the Buffer Full Detect bit, BF of the SSP1STAT register, and the interrupt flag bit, SSP1IF, are set. Any write to the SSP1BUF register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSP1CON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSP1BUF register to complete successfully.

When the application software is expecting to receive valid data, the SSP1BUF should be read before the next byte of data to transfer is written to the SSP1BUF. The Buffer Full bit, BF of the SSP1STAT register, indicates when SSP1BUF has been loaded with the received data (transmission is complete). When the SSP1BUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSP1SR is not directly readable or writable and can only be accessed by addressing the SSP1BUF register.

SPI Master SSPM<3:0> = 00xx SPI Slave SSPM<3:0> = 010x = 1010 SDO SDI Serial Input Buffer Serial Input Buffer (SSP1BUF) (SSP1BUF) SDI SDO Shift Register Shift Register (SSP1SR) (SSP1SR) LSb MSb MSb LSb Serial Clock SCK SCK Slave Select SS General I/O (optional) Processor 2 Processor 1

© 2017 Microchip Technology Inc.



FIGURE 32-17: I²C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 1, AHEN = 1, DHEN = 1)

PIC16(L)F15313/23



PIC16(L)F15313/23

33.6 Register Definitions: EUSART Control

REGISTER 33-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7	bit						bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value	at POR and BOF	R/Value at all c	other Resets
'1' = Bit is se	t	'0' = Bit is cle	ared				
bit 7	CSRC: Clock Asynchronous Unused in this Synchronous 1 = Master n 0 = Slave m	Source Select <u>s mode</u> : s mode – value <u>mode</u> : node (clock ge ode (clock fron	bit ignored nerated interr n external sou	nally from BRG Irce))		
bit 6	TX9: 9-bit Tra 1 = Selects 9 0 = Selects 8	ansmit Enable I 9-bit transmiss 8-bit transmiss	bit ion ion	,			
bit 5	TXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit disabled						
bit 4	SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode						
 bit 3 SENDB: Send Break Character bit <u>Asynchronous mode</u>: 1 = Send SYNCH BREAK on next transmission – Start bit, followed by 12 '0' bits, followed by Sto bit; cleared by hardware upon completion 0 = SYNCH BREAK transmission disabled or completed Synchronous mode: Unused in this mode – value ignored 					lowed by Stop		
bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode – value ignored							
bit 1	TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full						
bit 0	TX9D: Ninth I Can be addre	bit of Transmit ess/data bit or a	Data a parity bit.				
Note 1: SI	REN/CREN over	rides TXEN in	Sync mode.				

35.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP[™] refer to the "*PIC16(L)F153XX Memory Programming Specification*" (DS40001838).

35.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

35.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the MCLR Reset function is automatically enabled and cannot be disabled. See **Section 8.5"MCLR**" for more information.

35.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 35-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 35-2.

For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 35-3 for more information.

PIC16(L)F15313/23

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ 0\leq b\leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[<i>label</i>]BRA label [<i>label</i>]BRA \$+k
Operands:	-256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW Relative Branch with W

Syntax:	[label] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruction.

BSF	Bit Set f				
Syntax:	[label] BSF f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	$1 \rightarrow (f \le b >)$				
Status Affected:	None				
Description:	Bit 'b' in register 'f' is set.				

TABLE 37-18: TI	IMER0 AND TIMER1	EXTERNAL	CLOCK REQUIREMENTS
-----------------	-------------------------	----------	--------------------

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No.	Sym.	Characteristic			Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High Pulse Width No With		No Prescaler	0.5 Tcy + 20		—	ns	
				With Prescaler	10	_	—	/ ns	
41* TT0L		T0CKI Low Pulse Width		No Prescaler	0.5 Tcy + 20	_	—/	/ns /	
		With Press		With Prescaler	10	_	—	NS	
42*	T⊤0P	T0CKI Period	ł		Greater of:	_	_	ns <	N = prescale value
					20 or <u>ICY + 40</u> N				\searrow
45*	T⊤1H	T1CKI High Time	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—	\sim	ns	
			Synchronous, w	vith Prescaler	15	_ \	\checkmark	ns	
			Asynchronous		30 🔨		$\setminus \prec$	ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, N	lo Prescaler	0.5 Tcy + 20		$\langle - \rangle$	ns	
			Synchronous, w	vith Prescaler	15	$\backslash - \backslash$	\searrow	ns	
			Asynchronous		< 30	~	$\geq -$	ns	
47*	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N		/ _	ns	N = prescale value
			Asynchronous		60	\sim		ns	
49*	TCKEZTMR1	Delay from E	y from External Clock Edge to Timer 2 Tosc ment				7 Tosc		Timers in Sync mode

*

These parameters are characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.