



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a3u-an

addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

Table 7-5. Number of bytes and pages in the EEPROM.

Devices	EEPROM	Page Size	E2BYTE	E2PAGE	No of Pages
	Size	bytes			
ATxmega64A3U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega128A3U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega192A3U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega256A3U	4K	32	ADDR[4:0]	ADDR[11:5]	128

9. Event System

9.1 Features

- System for direct peripheral-to-peripheral communication and signaling
- Peripherals can directly send, receive, and react to peripheral events
 - CPU and DMA controller independent operation
 - 100% predictable signal timing
 - Short and guaranteed response time
- Eight event channels for up to eight different and parallel signal routing configurations
- Events can be sent and/or used by most peripherals, clock system, and software
- Additional functions include
 - Quadrature decoders
 - Digital filtering of I/O pin state
- Works in active mode and idle sleep mode

9.2 Overview

The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one peripheral's state to automatically trigger actions in other peripherals. It is designed to provide a predictable system for short and predictable response times between peripherals. It allows for autonomous peripheral control and interaction without the use of interrupts, CPU, or DMA controller resources, and is thus a powerful tool for reducing the complexity, size and execution time of application code. It also allows for synchronized timing of actions in several peripheral modules.

A change in a peripheral's state is referred to as an event, and usually corresponds to the peripheral's interrupt conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event routing network. How events are routed and used by the peripherals is configured in software.

[Figure 9-1 on page 21](#) shows a basic diagram of all connected peripherals. The event system can directly connect together analog and digital converters, analog comparators, I/O port pins, the real-time counter, timer/counters, IR communication module (IRCOM), and USB interface. It can also be used to trigger DMA transactions (DMA controller). Events can also be generated from software and the peripheral clock.

12. System Control and Reset

12.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
 - Power-on reset
 - External reset
 - Watchdog reset
 - Brownout reset
 - PDI reset
 - Software reset
- Asynchronous operation
 - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

12.4 Reset Sources

12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the V_{CC} rises and reaches the POR threshold voltage (V_{POT}), and this will start the reset sequence.


The POR is also activated to power down the device properly when the V_{CC} falls and drops below the V_{POT} level.

The V_{POT} level is higher for falling V_{CC} than for rising V_{CC} . Consult the datasheet for POR characteristics data.

Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The output from the DAC, $AV_{CC}/10$ and the bandgap voltage can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

Figure 28-1. ADC overview.



Two inputs can be sampled simultaneously as both the ADC and the gain stage include sample and hold circuits, and the gain stage has 1x gain setting. Four inputs can be sampled within 1.5 μ s without any intervention by the application.

The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (propagation delay) from 3.5 μ s for 12-bit to 2.5 μ s for 8-bit result.

ADC conversion results are provided left- or right adjusted with optional '1' or '0' padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number).

PORTA and PORTB each has one ADC. Notation of these peripherals are ADCA and ADCB, respectively.

32. Pinout and Pin Functions

The device pinout is shown in “[Pinout/Block Diagram](#)” on page 5. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

32.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

32.1.1 Operation/Power Supply

V _{CC}	Digital supply voltage
AV _{CC}	Analog supply voltage
GND	Ground

32.1.2 Port Interrupt functions

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNC	Port pin with full synchronous and full asynchronous interrupt function

32.1.3 Analog functions

ACn	Analog Comparator input pin n
ACnOUT	Analog Comparator n Output
ADCn	Analog to Digital Converter input pin n
DACn	Digital to Analog Converter output pin n
A _{REF}	Analog Reference input pin

32.1.4 Timer/Counter and AWEX functions

OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n

32.1.5 Communication functions

SCL	Serial Clock for TWI
SDA	Serial Data for TWI
SCLIN	Serial Clock In for TWI when external driver interface is enabled
SCLOUT	Serial Clock Out for TWI when external driver interface is enabled
SDAIN	Serial Data In for TWI when external driver interface is enabled
SDAOUT	Serial Data Out for TWI when external driver interface is enabled
XCKn	Transfer Clock for USART n
RXDn	Receiver Data for USART n

Table 32-5. Port E - alternate functions.

PORTE	PIN #	INTERRUPT	TCE0	TCE1	USART E0	USART E1	SPIE	TWIE	TWIE w/ext driver	TOSC	CLOCKOUT	EVENTOUT
PE0	36	SYNC	OC0A					SDA	SDAIN			
PE1	37	SYNC	OC0B		XCK0			SCL	SCLIN			
PE2	38	SYNC/ASYNC	OC0C		RXD0				SDAOUT			
PE3	39	SYNC	OC0D		TXD0				SCLOUT			
PE4	40	SYNC		OC1A			\overline{SS}					
PE5	41	SYNC		OC1B		XCK1	MOSI					
PE6	42	SYNC				RXD1	MISO			TOSC2		
PE7	43	SYNC				TXD1	SCK			TOSC1	clk _{PER}	EVOUT
GND	44											
VCC	45											

- Notes:
1. Pin mapping of all TC0 can optionally be moved to high nibble of port.
 2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
 3. Pin mapping of all USART0 can optionally be moved to high nibble of port.
 4. Pins MOSI and SCK for all SPI can optionally be swapped.
 5. CLKOUT can optionally be moved between port C, D and E and be on pin 4 or 7.
 6. EVOUT can optionally be moved between port C, D and E and be on pin 4 or 7.

Table 32-6. Port F - alternate functions.

PORTF	PIN#	INTERRUPT	TCF0	USARTF0
PF0	46	SYNC	OC0A	
PF1	47	SYNC	OC0B	XCK0
PF2	48	SYNC/ASYNC	OC0C	RXD0
PF3	49	SYNC	OC0D	TXD0
PF4	50	SYNC		
PF5	51	SYNC		
GND	52			
VCC	53			
PF6	54	SYNC		
PF7	55	SYNC		

Table 32-7. Port R - alternate functions.

PORTR	PIN#	INTERRUPT	PDI	XTAL
PDI	56		PDI_DATA	
\overline{RESET}	57		PDI_CLOCK	
PR0	58	SYNC		XTAL2
PR1	59	SYNC		XTAL1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SEV		Set Two's Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Two's Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1
MCU control instructions					
BREAK		Break	(See specific descr. for BREAK)	None	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1

- Notes:
1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
 2. One extra cycle must be added when accessing Internal SRAM.

Table 36-5. Current consumption for modules and peripherals.

Symbol	Parameter	Condition ⁽¹⁾	Min.	Typ.	Max.	Units
I _{CC}	ULP oscillator			1.0		μA
	32.768kHz int. oscillator			26		μA
	2MHz int. oscillator			85		μA
		DFLL enabled with 32.768kHz int. osc. as reference		115		
	32MHz int. oscillator			270		μA
		DFLL enabled with 32.768kHz int. osc. as reference		460		
	PLL	20x multiplication factor, 32MHz int. osc. DIV4 as reference		220		μA
	Watchdog Timer			1		μA
	BOD	Continuous mode		138		μA
		Sampled mode, includes ULP oscillator		1.2		
	Internal 1.0V reference			100		μA
	Temperature sensor			95		μA
	ADC	250ksps V _{REF} = Ext ref		3.0		mA
			CURRLIMIT = LOW	2.6		
			CURRLIMIT = MEDIUM	2.1		
			CURRLIMIT = HIGH	1.6		
	DAC	250ksps V _{REF} = Ext ref No load	Normal mode	1.9		mA
			Low Power mode	1.1		
	AC	High Speed Mode		330		μA
		Low Power Mode		130		
	DMA	615KBps between I/O registers and SRAM		115		μA
	Timer/Counter			16		μA
	USART	Rx and Tx enabled, 9600 BAUD		2.5		μA
	Flash memory and EEPROM programming			4		mA

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at V_{CC} = 3.0V, Clk_{sys} = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
t _{delay}	Propagation delay	mode = HS	V _{CC} = 3.0V, T= 85°C		60	90	ns
			V _{CC} = 1.6V - 3.6V		30		
		mode = LP				160	
	64-Level Voltage Scaler	Integral non-linearity (INL)			0.3	0.5	lsb

36.1.9 Bandgap and Internal 1.0V Reference Characteristics

Table 36-16. Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Startup time	As reference for ADC or DAC	$1 \text{ Clk}_{\text{PER}} + 2.5\mu\text{s}$			μs
		As input voltage to ADC and AC		1.5		
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference	$T = 85^{\circ}\text{C}$, after calibration	0.99	1	1.01	V
	Variation over voltage and temperature	Relative to $T = 85^{\circ}\text{C}$, $V_{\text{CC}} = 3.0\text{V}$		± 1.0		%


36.1.10 Brownout Detection Characteristics

Table 36-17. Brownout detection characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{BOT}	BOD level 0 falling V_{CC}		1.60	1.62	1.72	V
	BOD level 1 falling V_{CC}			1.8		
	BOD level 2 falling V_{CC}			2.0		
	BOD level 3 falling V_{CC}			2.2		
	BOD level 4 falling V_{CC}			2.4		
	BOD level 5 falling V_{CC}			2.6		
	BOD level 6 falling V_{CC}			2.8		
	BOD level 7 falling V_{CC}			3.0		
t_{BOD}	Detection time	Continuous mode		0.4		μs
		Sampled mode		1000		
V_{HYST}	Hysteresis			1.6		%

The maximum CPU clock frequency depends on V_{CC} . As shown in [Figure 36-1](#) the Frequency vs. V_{CC} curve is linear between $1.8V < V_{CC} < 2.7V$.

Figure 36-8. Maximum Frequency vs. V_{CC} .



Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
t _{delay}	Propagation delay	mode = HS	V _{CC} = 3.0V, T= 85°C		90	100	ns
			VCC = 1.6V - 3.6V		95		
		mode = LP				200	
	64-Level Voltage Scaler	Integral non-linearity (INL)			0.5	1.0	lsb

36.2.9 Bandgap and Internal 1.0V Reference Characteristics

Table 36-48. Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Startup time	As reference for ADC or DAC	$1 \text{ Clk}_{\text{PER}} + 2.5\mu\text{s}$			μs
		As input voltage to ADC and AC		1.5		
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference	$T = 85^{\circ}\text{C}$, after calibration	0.99	1	1.01	
	Variation over voltage and temperature	Relative to $T = 85^{\circ}\text{C}$, $V_{\text{CC}} = 3.0\text{V}$		± 1.0		%

36.2.10 Brownout Detection Characteristics

Table 36-49. Brownout detection characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V_{BOT}	BOD level 0 falling V_{CC}		1.60	1.62	1.72	V
	BOD level 1 falling V_{CC}			1.8		
	BOD level 2 falling V_{CC}			2.0		
	BOD level 3 falling V_{CC}			2.2		
	BOD level 4 falling V_{CC}			2.4		
	BOD level 5 falling V_{CC}			2.6		
	BOD level 6 falling V_{CC}			2.8		
	BOD level 7 falling V_{CC}			3.0		
t_{BOD}	Detection time	Continuous mode		0.4		μs
		Sampled mode		1000		
V_{HYST}	Hysteresis			1.6		%

36.3.6 ADC characteristics

Table 36-72. Power supply, reference and input range.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
AV_{CC}	Analog supply voltage		$V_{CC} - 0.3$		$V_{CC} + 0.3$	V
V_{REF}	Reference voltage		1		$AV_{CC} - 0.6$	V
R_{in}	Input resistance	Switched		4.0		k Ω
C_{sample}	Input capacitance	Switched		4.4		pF
R_{AREF}	Reference input resistance	(leakage only)		>10		M Ω
C_{AREF}	Reference input capacitance	Static load		7		pF
V_{IN}	Input range		-0.1		$AV_{CC} + 0.1$	V
	Conversion range	Differential mode, $V_{inP} - V_{inN}$	$-V_{REF}$		V_{REF}	V
V_{IN}	Conversion range	Single ended unsigned mode, V_{inP}	$-\Delta V$		$V_{REF} - \Delta V$	V
ΔV	Fixed offset voltage			190		LSB

Table 36-73. Clock and timing.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Clk_{ADC}	ADC Clock frequency	Maximum is 1/4 of Peripheral clock frequency	100		2000	kHz
		Measuring internal signals	100		125	
f_{ADC}	Sample rate	Current limitation (CURRLIMIT) off	100		2000	ksps
		CURRLIMIT = LOW	100		1500	
		CURRLIMIT = MEDIUM	100		1000	
		CURRLIMIT = HIGH	100		500	
	Sampling Time	1/2 Clk_{ADC} cycle	0.25		5	μ s
	Conversion time (latency)	(RES+2)/2+(GAIN !=0) RES (Resolution) = 8 or 12	5		8	Clk_{ADC} cycles
	Start-up time	ADC clock cycles		12	24	Clk_{ADC} cycles
	ADC settling time	After changing reference or input mode		7	7	Clk_{ADC} cycles
		After ADC flush		1	1	


36.3.14.8 External 32.768kHz crystal oscillator and TOSC characteristics

Table 36-94. External 32.768kHz crystal oscillator and TOSC characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C _{TOSC1}	Parasitic capacitance TOSC1 pin			4.2		pF
C _{TOSC2}	Parasitic capacitance TOSC2 pin			4.3		pF
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note: 1. See Figure 36-4 for definition.

Figure 36-18. TOSC input capacitance.



The parasitic capacitance between the TOSC pins is $C_{L1} + C_{L2}$ in series as seen from the crystal when oscillating without external capacitors.

36.4.3 Current consumption

Table 36-100. Current consumption for active mode and sleep modes.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
I_{CC}	Active Power consumption ⁽¹⁾	32kHz, Ext. Clk	$V_{CC} = 1.8V$	60		μA
			$V_{CC} = 3.0V$	140		
		1MHz, Ext. Clk	$V_{CC} = 1.8V$	280		
			$V_{CC} = 3.0V$	600		
		2MHz, Ext. Clk	$V_{CC} = 1.8V$	510	500	mA
			$V_{CC} = 3.0V$	1.1	1.5	
	Idle Power consumption ⁽¹⁾	32kHz, Ext. Clk	$V_{CC} = 1.8V$	4.3		μA
			$V_{CC} = 3.0V$	4.8		
		1MHz, Ext. Clk	$V_{CC} = 1.8V$	78		
			$V_{CC} = 3.0V$	150		
		2MHz, Ext. Clk	$V_{CC} = 1.8V$	150	350	mA
			$V_{CC} = 3.0V$	290	600	
	Power-down power consumption	T = 25°C	$V_{CC} = 3.0V$	0.1	1.0	μA
				1.8	5.0	
				6.5	17	
		WDT and Sampled BOD enabled, T = 25°C	$V_{CC} = 3.0V$	1.3	3.0	
		WDT and Sampled BOD enabled, T = 85°C		3.1	7.0	
		WDT and Sampled BOD enabled, T = 105°C		7.3	20	
	Power-save power consumption ⁽²⁾	RTC from ULP clock, WDT and sampled BOD enabled, T = 25°C	$V_{CC} = 1.8V$	1.2		μA
			$V_{CC} = 3.0V$	1.3		
		RTC from 1.024kHz low power 32.768kHz TOSC, T = 25°C	$V_{CC} = 1.8V$	0.6	2	
			$V_{CC} = 3.0V$	0.7	2	
		RTC from low power 32.768kHz TOSC, T = 25°C	$V_{CC} = 1.8V$	0.8	3	
			$V_{CC} = 3.0V$	1.0	3	
	Reset power consumption	Current through \overline{RESET} pin subtracted	$V_{CC} = 3.0V$	250		μA

- Notes:
1. All Power Reduction Registers set.
 2. Maximum limits are based on characterization, and not tested in production.


36.4.14.8 External 32.768kHz crystal oscillator and TOSC characteristics

Table 36-126. External 32.768kHz crystal oscillator and TOSC characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C _{TOSC1}	Parasitic capacitance TOSC1 pin			4.2		pF
C _{TOSC2}	Parasitic capacitance TOSC2 pin			4.3		pF
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note: 1. See Figure 36-4 for definition.

Figure 36-25. TOSC input capacitance.



The parasitic capacitance between the TOSC pins is $C_{L1} + C_{L2}$ in series as seen from the crystal when oscillating without external capacitors.

37.1.8 External Reset Characteristics

Figure 37-61. Minimum Reset pin pulse width vs. V_{CC} .





Figure 37-62. Reset pin pull-up resistor current vs. reset pin voltage.


$V_{CC} = 1.8V$.



37.1.10 Oscillator Characteristics

37.1.10.1 Ultra Low-Power internal oscillator

Figure 37-68. Ultra Low-Power internal oscillator frequency vs. temperature.



37.1.10.2 32.768kHz Internal Oscillator

Figure 37-69. 32.768kHz internal oscillator frequency vs. temperature.




Figure 37-112. I/O pin output voltage vs. sink current.

$V_{CC} = 3.3V$.




Figure 37-113. I/O pin output voltage vs. sink current.





Figure 37-256. Active mode supply current vs. V_{CC} .


$f_{SYS} = 32\text{MHz}$ internal oscillator.



37.4.1.2 Idle mode supply current

Figure 37-257. Idle mode supply current vs. frequency.

$f_{SYS} = 0 - 1\text{MHz}$ external clock, $T = 25^{\circ}\text{C}$.



37.4.8 External Reset Characteristics

Figure 37-310. Minimum Reset pin pulse width vs. V_{CC} .




Figure 37-311. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 1.8V$.

$V_{CC} = 1.8V$

