

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a3u-au

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Programming and debug interfaces
 - JTAG (IEEE 1149.1 compliant) interface, including boundary scan
 - PDI (program and debug interface)
- I/O and packages
 - 50 Programmable I/O pins
 - 64-lead TQFP
 - 64-pad QFN
- Operating voltage
 - 1.6 3.6V
- Operating frequency
 - 0 12MHz from 1.6V
 - 0 32MHz from 2.7V



22. TWI – Two-Wire Interface

22.1 Features

- Two Identical two-wire interface peripherals
 - Bidirectional, two-wire communication interface
 - Phillips I²C compatible
 - System Management Bus (SMBus) compatible
- Bus master and slave operation supported
 - Slave operation
 - Single bus master operation
 - Bus master in multi-master bus environment
 - Multi-master arbitration
- Flexible slave address match functions
 - 7-bit and general call address recognition in hardware
 - 10-bit addressing supported
 - Address mask register for dual address match or address range masking
 - Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes
- 100kHz and 400kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start/repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)

22.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is I²C and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100kHz and 400kHz bus frequency is supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.

The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.



25. IRCOM – IR Communication Module

25.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2Kbps
- Selectable pulse modulation scheme
 - 3/16 of the baud rate period
 - Fixed pulse period, 8-bit programmable
 - Pulse modulation disabled
- Built-in filtering
- Can be connected to and used by any USART

25.2 Overview

Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2Kbps. It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.



A DAC conversion is automatically started when new data to be converted are available. Events from the event system can also be used to trigger a conversion, and this enables synchronized and timed conversions between the DAC and other peripherals, such as a timer/counter. The DMA controller can be used to transfer data to the DAC.

The DAC has high drive strength, and is capable of driving both resistive and capacitive loads, aswell as loads which combine both. A low-power mode is available, which will reduce the drive strength of the output. Internal and external voltage references can be used. The DAC output is also internally available for use as input to the analog comparator or ADC.

PORTB has one DAC. Notation of this peripheral is DACB.



32. Pinout and Pin Functions

The device pinout is shown in "Pinout/Block Diagram" on page 5. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

32.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

32.1.1 Operation/Power Supply

V _{CC}	Digital supply voltage
AV _{CC}	Analog supply voltage
GND	Ground

32.1.2 Port Interrupt functions

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNC	Port pin with full synchronous and full asynchronous interrupt function

32.1.3 Analog functions

ACn	Analog Comparator input pin n
ACnOUT	Analog Comparator n Output
ADCn	Analog to Digital Converter input pin n
DACn	Digital to Analog Converter output pin n
A _{REF}	Analog Reference input pin

32.1.4 Timer/Counter and AWEX functions

OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n

32.1.5 Communication functions

SCL	Serial Clock for TWI
SDA	Serial Data for TWI
SCLIN	Serial Clock In for TWI when external driver interface is enabled
SCLOUT	Serial Clock Out for TWI when external driver interface is enabled
SDAIN	Serial Data In for TWI when external driver interface is enabled
SDAOUT	Serial Data Out for TWI when external driver interface is enabled
XCKn	Transfer Clock for USART n
RXDn	Receiver Data for USART n



36.1.16 Two-Wire Interface Characteristics

Table 36-32 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 36-7.





Table 36-32. Two-wire interface characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{IH}	Input High Voltage		0.7*V _{CC}		V _{CC} +0.5	V
V _{IL}	Input Low Voltage		-0.5		0.3*V _{CC}	V
V _{hys}	Hysteresis of Schmitt Trigger Inputs		0.05*V _{CC} ⁽¹⁾		0	V
V _{OL}	Output Low Voltage	3mA, sink current	0		0.4	V
t _r	Rise Time for both SDA and SCL		20+0.1C _b ⁽¹⁾⁽²⁾		0	ns
t _{of}	Output Fall Time from V_{IHmin} to V_{ILmax}	$10pF < C_b < 400pF^{(2)}$	20+0.1C _b ⁽¹⁾⁽²⁾		300	ns
t _{SP}	Spikes Suppressed by Input Filter		0		50	ns
I _I	Input Current for each I/O Pin	$0.1V_{CC} < V_{I} < 0.9V_{CC}$	-10		10	μA
CI	Capacitance for each I/O Pin				10	pF
f _{SCL}	SCL Clock Frequency	f _{PER} ⁽³⁾ >max(10f _{SCL} , 250kHz)	0		400	kHz
		$f_{SCL} \leq 100 kHz$	$V_{CC} - 0.4V$		$\frac{100ns}{C_b}$	
κ _Ρ		f _{SCL} > 100kHz	3 <i>mA</i>		$\frac{300ns}{C_b}$	52
	Held Time (repeated) OTA DT condition	$f_{SCL} \leq 100 kHz$	4.0			
^L HD;STA	Hold Time (repeated) START condition	f _{SCL} > 100kHz	0.6			μs
	Low Dariad of SCL Clock	$f_{SCL} \leq 100 kHz$	4.7			
LOW		f _{SCL} > 100kHz	1.3			μs
+	High Dariad of SCL Clask	$f_{SCL} \leq 100 kHz$	4.0			
LHIGH	High Period of SCL Clock	f _{SCL} > 100kHz	0.6			μs

Table 36-46. Accuracy characteristics.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
RES	Input Resolution					12	Bits
		$\lambda = \nabla t + 0 \lambda$	V _{CC} = 1.6V		±2.0	±3	
		V _{REF} - EXI 1.0V	V _{CC} = 3.6V		±1.5	±2.5	
INIL (1)	Integral populing arity		V _{CC} = 1.6V		±2.0	±4	lah
INL	integral non-intearity	V _{REF} =AV _{CC}	V _{CC} = 3.6V		±1.5	±4	ISD
			V _{CC} = 1.6V		±5.0		
		V _{REF} =INI1V	V _{CC} = 3.6V		±5.0		
	Differential non-linearity	V _{REF} =Ext 1.0V	V _{CC} = 1.6V		±1.5	3	lsb
			V _{CC} = 3.6V		±0.6	1.5	
DNII (1)		V _{REF} =AV _{CC}	V _{CC} = 1.6V		±1.0	3.5	
DINL (V _{CC} = 3.6V		±0.6	1.5	
		V _{REF} =INT1V	V _{CC} = 1.6V		±4.5		
			V _{CC} = 3.6V		±4.5		-
	Gain error	After calibration	1		<4		lsb
	Gain calibration step size				4		lsb
	Gain calibration drift	V _{REF} = Ext 1.0V			<0.2		mV/K
	Offset error	After calibration			<1		lsb
	Offset calibration step size				1		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

36.2.8 Analog Comparator Characteristics

Table 36-47. Analog Comparator characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{off}	Input Offset Voltage			<±10		mV
l _{lk}	Input Leakage Current			<1		nA
	Input voltage range		-0.1		AV _{CC}	V
	AC startup time			100		μs
V _{hys1}	Hysteresis, None			0		mV
V	Hysteresis, Small	mode = High Speed (HS)		13		m\/
V _{hys2}		mode = Low Power (LP)		30		- IIIV
V _{hys3}	Hystorosis Largo	mode = HS		30		m\/
	Hysteresis, Large	mode = LP		60		- mV



36.2.14.6 External clock characteristics





Table 36-59. External clock used as system clock without prescaling.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1 /+		V _{CC} = 1.6 - 1.8V	0		12	
I/I _{CK}		V _{CC} = 2.7 - 3.6V	0		32	
	Clask Period	V _{CC} = 1.6 - 1.8V	83.3			
ЧСК	Clock Period	V _{CC} = 2.7 - 3.6V	31.5			115
+	Clock High Time	V _{CC} = 1.6 - 1.8V	30.0			
ЧСН		V _{CC} = 2.7 - 3.6V	12.5			115
+	Clock Low Time	V _{CC} = 1.6 - 1.8V	30.0			no
^L CL		V _{CC} = 2.7 - 3.6V	12.5			115
4		V _{CC} = 1.6 - 1.8V			10	
^L CR	Rise filme (for maximum requency)	V _{CC} = 2.7 - 3.6V			3	115
t _{CF}	Fall Time (for movimum fraguency)	V _{CC} = 1.6 - 1.8V			10	
		V _{CC} = 2.7 - 3.6V			3	115
Δt_{CK}	Change in period from one clock cycle to the next				10	%
Note: 1.	The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.					

Atmel

Table 36-69. Current consumption for modules and peripherals.

Symbol	Parameter	Condition ⁽¹⁾		Min.	Тур.	Max.	Units
	ULP oscillator				1.0		μA
	32.768kHz int. oscillator				27		μA
	2MHz int. oppillator				85		
		DFLL enabled with	32.768kHz int. osc. as reference		115		μΑ
	32MHz int oscillator				270		
		DFLL enabled with	32.768kHz int. osc. as reference		460		μΑ
	PLL	20x multiplication f 32MHz int. osc. DI	actor, V4 as reference		220		μA
	Watchdog Timer				1		μA
	POD	Continuous mode			138		
	BOD	Sampled mode, includes ULP oscillator			1.2		μΑ
	Internal 1.0V reference				100		μA
I _{CC}	Temperature sensor				95		μA
	ADC	250ksps V _{REF} = Ext ref			3.0		mA
			CURRLIMIT = LOW		2.6		
			CURRLIMIT = MEDIUM		2.1		
			CURRLIMIT = HIGH		1.6		
	DAC	250ksps	Normal mode		1.9		
	DAC	No load	Low Power mode		1.1		mA
	10	High Speed Mode			330		
	AC	Low Power Mode			130		μΑ
	DMA	615KBps between	I/O registers and SRAM		115		μA
	Timer/Counter				16		μA
	USART	Rx and Tx enabled	I, 9600 BAUD		2.5		μA
	Flash memory and EEPRO	M programming			4		mA

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at V_{CC} = 3.0V, Clk_{SYS} = 1MHz external clock without prescaling, T = 25°C unless other conditions are givenAll parameters measured as the difference in current consumption between module enabled and disabled. All data at V_{CC} = 3.0V, Clk_{SYS} = 1MHz external clock without prescaling, T = 25°C unless other conditions are givenAll parameters measured as the difference in current consumption between module enabled and disabled. All data at V_{CC} = 3.0V, Clk_{SYS} = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.

36.3.14.6 External clock characteristics





Table 36-91. External clock used as system clock without prescaling.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1 /ł		V _{CC} = 1.6 - 1.8V	0		12	
1/1 _{CK}		V _{CC} = 2.7 - 3.6V	0		32	
tor	Clock Pariad	V _{CC} = 1.6 - 1.8V	83.3			ne
ЧСК	CIUCK F EIIUU	V _{CC} = 2.7 - 3.6V	31.5			115
t _{CH}		V _{CC} = 1.6 - 1.8V	30.0			ne
		V _{CC} = 2.7 - 3.6V	12.5			115
	Clock Low Time	V _{CC} = 1.6 - 1.8V	30.0			ne
^L CL		V _{CC} = 2.7 - 3.6V	12.5			115
+	Rise Time (for maximum frequency)	V _{CC} = 1.6 - 1.8V			10	ne
L _{CR}		V _{CC} = 2.7 - 3.6V			3	115
t _{CF}	Fall Time (for maximum fraguionau)	V _{CC} = 1.6 - 1.8V			10	ne
		V _{CC} = 2.7 - 3.6V			3	115
Δt_{CK}	Change in period from one clock cycle to the next				10	%

Note: 1. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

36.3.14.8 External 32.768kHz crystal oscillator and TOSC characteristics

Table 36-94. External 32.768kHz crystal oscillator and TOSC characteristics.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C _{TOSC1}	Parasitic capacitance TOSC1 pin			4.2		pF
C _{TOSC2}	Parasitic capacitance TOSC2 pin			4.3		pF
	Recommended safety factor	capacitance load matched to crystal specification	3			

Note: 1. See Figure 36-4 for definition.

Figure 36-18. TOSC input capacitance.



The parasitic capacitance between the TOSC pins is $C_{L1} + C_{L2}$ in series as seen from the crystal when oscillating without external capacitors.

37.1.5 Analog Comparator Characteristics



Figure 37-51. Analog comparator hysteresis vs. V_{CC} High-speed, small hysteresis.







Figure 37-53. Analog comparator hysteresis vs. V_{CC}. *High-speed mode, large hysteresis.*





Figure 37-55. Analog comparator current source vs. calibration value. *Temperature* = 25°C.







Figure 37-82. SDA hold time vs. supply voltage.



37.1.12 PDI characteristics



-40 25 85 105 Temp [°C] 18 14 10 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 VCC[V]









Atmel





37.3.1.2 Idle mode supply current





37.3.8 External Reset Characteristics





Figure 37-228. Reset pin pull-up resistor current vs. reset pin voltage. $V_{cc} = 1.8V$.



37.3.10.4 32MHz Internal Oscillator

Figure 37-240. 32MHz internal oscillator frequency vs. temperature. *DFLL disabled*.



Figure 37-241. 32MHz internal oscillator frequency vs. temperature. DFLL enabled, from the 32.768kHz internal oscillator.



Figure 37-331. SDA hold time vs. supply voltage.



37.4.12 PDI characteristics



