

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Discontinued at Digi-Key
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a3u-mn">https://www.e-xfl.com/product-detail/microchip-technology/atxmega128a3u-mn</a>

Figure 9-1. Event system overview and connected peripherals.



The event routing network consists of eight software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow for up to eight parallel event routing configurations. The maximum routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.

Base address	Name	Description
0x04A0	TWIE	Two Wire Interface on port E
0x04C0	USB	Universal Serial Bus Interface
0x0600	PORTA	Port A
0x0620	PORTB	Port B
0x0640	PORTC	Port C
0x0660	PORTD	Port D
0x0680	PORTE	Port E
0x06A0	PORTF	Port F
0x07E0	PORTR	Port R
0x0800	TCC0	Timer/Counter 0 on port C
0x0840	TCC1	Timer/Counter 1 on port C
0x0880	AWEXC	Advanced Waveform Extension on port C
0x0890	HIRESC	High Resolution Extension on port C
0x08A0	USARTC0	USART 0 on port C
0x08B0	USARTC1	USART 1 on port C
0x08C0	SPIC	Serial Peripheral Interface on port C
0x08F8	IRCOM	Infrared Communication Module
0x0900	TCD0	Timer/Counter 0 on port D
0x0940	TCD1	Timer/Counter 1 on port D
0x0990	HIRESD	High Resolution Extension on port D
0x09A0	USARTD0	USART 0 on port D
0x09B0	USARTD1	USART 1 on port D
0x09C0	SPID	Serial Peripheral Interface on port D
0x0A00	TCE0	Timer/Counter 0 on port E
0x0A90	HIRESE	High Resolution Extension on port E
0x0AA0	USARTE0	USART 0 on port E
0x0AB0	USARTE1	USART 1 on port E
0x0AC0	SPIE	Serial Peripheral Interface on port E
0x0B00	TCF0	Timer/Counter 0 on port F

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SEV		Set Two's Complement Overflow	V ← 1	V	1
CLV		Clear Two's Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
<b>MCU control instructions</b>					
BREAK		Break	(See specific descr. for BREAK)	None	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1

Notes:

1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
2. One extra cycle must be added when accessing Internal SRAM.


### 36.1.4 Wake-up time from sleep modes

**Table 36-6. Device wake-up time from sleep modes with various system clock sources.**

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
$t_{\text{wakeup}}$	Wake-up time from Idle, Standby, and Extended Standby mode	External 2MHz clock		2		$\mu\text{s}$
		32.768kHz internal oscillator		120		
		2MHz internal oscillator		2		
		32MHz internal oscillator		0.2		
	Wake-up time from Power-save and Power-down mode	External 2MHz clock		4.5		$\mu\text{s}$
		32.768kHz internal oscillator		320		
		2MHz internal oscillator		9		
		32MHz internal oscillator		5		

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see [Figure 36-2](#). All peripherals and modules start execution from the first clock cycle, except the CPU that is halted for four clock cycles before program execution starts.

**Figure 36-2. Wake-up time definition.**



### 36.1.14.6 External clock characteristics

Figure 36-3. External clock drive waveform




Table 36-27. External clock used as system clock without prescaling.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
1/t <sub>CK</sub>	Clock Frequency <sup>(1)</sup>	V <sub>CC</sub> = 1.6 - 1.8V	0		12	MHz
		V <sub>CC</sub> = 2.7 - 3.6V	0		32	
t <sub>CK</sub>	Clock Period	V <sub>CC</sub> = 1.6 - 1.8V	83.3			ns
		V <sub>CC</sub> = 2.7 - 3.6V	31.5			
t <sub>CH</sub>	Clock High Time	V <sub>CC</sub> = 1.6 - 1.8V	30.0			ns
		V <sub>CC</sub> = 2.7 - 3.6V	12.5			
t <sub>CL</sub>	Clock Low Time	V <sub>CC</sub> = 1.6 - 1.8V	30.0			ns
		V <sub>CC</sub> = 2.7 - 3.6V	12.5			
t <sub>CR</sub>	Rise Time (for maximum frequency)	V <sub>CC</sub> = 1.6 - 1.8V			10	ns
		V <sub>CC</sub> = 2.7 - 3.6V			3	
t <sub>CF</sub>	Fall Time (for maximum frequency)	V <sub>CC</sub> = 1.6 - 1.8V			10	ns
		V <sub>CC</sub> = 2.7 - 3.6V			3	
Δt <sub>CK</sub>	Change in period from one clock cycle to the next				10	%

Note: 1. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

**Table 36-28. External clock with prescaler<sup>(1)</sup>for system clock.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
1/t <sub>CK</sub>	Clock Frequency <sup>(2)</sup>	V <sub>CC</sub> = 1.6 - 1.8V	0		90	MHz
		V <sub>CC</sub> = 2.7 - 3.6V	0		142	
t <sub>CK</sub>	Clock Period	V <sub>CC</sub> = 1.6 - 1.8V	11			ns
		V <sub>CC</sub> = 2.7 - 3.6V	7			
t <sub>CH</sub>	Clock High Time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			ns
		V <sub>CC</sub> = 2.7 - 3.6V	2.4			
t <sub>CL</sub>	Clock Low Time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			ns
		V <sub>CC</sub> = 2.7 - 3.6V	2.4			
t <sub>CR</sub>	Rise Time (for maximum frequency)	V <sub>CC</sub> = 1.6 - 1.8V			1.5	ns
		V <sub>CC</sub> = 2.7 - 3.6V			1.0	
t <sub>CF</sub>	Fall Time (for maximum frequency)	V <sub>CC</sub> = 1.6 - 1.8V			1.5	ns
		V <sub>CC</sub> = 2.7 - 3.6V			1.0	
Δt <sub>CK</sub>	Change in period from one clock cycle to the next				10	%

Notes:

1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

#### 36.1.14.7 External 16MHz crystal oscillator and XOSC characteristics

**Table 36-29. External 16MHz crystal oscillator and XOSC characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0		<10		ns
		FRQRANGE=1, 2, or 3		<1		
	XOSCPWR=1			<1		
Long term jitter	XOSCPWR=0	FRQRANGE=0		<6		ns
		FRQRANGE=1, 2, or 3		<0.5		
	XOSCPWR=1			<0.5		
Frequency error	XOSCPWR=0	FRQRANGE=0		<0.1		%
		FRQRANGE=1		<0.05		
		FRQRANGE=2 or 3		<0.005		
	XOSCPWR=1			<0.005		
Duty cycle	XOSCPWR=0	FRQRANGE=0		40		%
		FRQRANGE=1		42		
		FRQRANGE=2 or 3		45		
	XOSCPWR=1			48		

### 36.2.14.6 External clock characteristics

Figure 36-10. External clock drive waveform





Table 36-59. External clock used as system clock without prescaling.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
1/t <sub>CK</sub>	Clock Frequency <sup>(1)</sup>	V <sub>CC</sub> = 1.6 - 1.8V	0		12	MHz
		V <sub>CC</sub> = 2.7 - 3.6V	0		32	
t <sub>CK</sub>	Clock Period	V <sub>CC</sub> = 1.6 - 1.8V	83.3			ns
		V <sub>CC</sub> = 2.7 - 3.6V	31.5			
t <sub>CH</sub>	Clock High Time	V <sub>CC</sub> = 1.6 - 1.8V	30.0			ns
		V <sub>CC</sub> = 2.7 - 3.6V	12.5			
t <sub>CL</sub>	Clock Low Time	V <sub>CC</sub> = 1.6 - 1.8V	30.0			ns
		V <sub>CC</sub> = 2.7 - 3.6V	12.5			
t <sub>CR</sub>	Rise Time (for maximum frequency)	V <sub>CC</sub> = 1.6 - 1.8V			10	ns
		V <sub>CC</sub> = 2.7 - 3.6V			3	
t <sub>CF</sub>	Fall Time (for maximum frequency)	V <sub>CC</sub> = 1.6 - 1.8V			10	ns
		V <sub>CC</sub> = 2.7 - 3.6V			3	
Δt <sub>CK</sub>	Change in period from one clock cycle to the next				10	%

Note: 1. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

The maximum CPU clock frequency depends on  $V_{CC}$ . As shown in [Figure 36-1](#) the Frequency vs.  $V_{CC}$  curve is linear between  $1.8V < V_{CC} < 2.7V$ .

**Figure 36-15. Maximum Frequency vs.  $V_{CC}$ .**



**Table 36-92. External clock with prescaler<sup>(1)</sup>for system clock.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$1/t_{CK}$	Clock Frequency <sup>(2)</sup>	$V_{CC} = 1.6 - 1.8V$	0		90	MHz
		$V_{CC} = 2.7 - 3.6V$	0		142	
$t_{CK}$	Clock Period	$V_{CC} = 1.6 - 1.8V$	11			ns
		$V_{CC} = 2.7 - 3.6V$	7			
$t_{CH}$	Clock High Time	$V_{CC} = 1.6 - 1.8V$	4.5			ns
		$V_{CC} = 2.7 - 3.6V$	2.4			
$t_{CL}$	Clock Low Time	$V_{CC} = 1.6 - 1.8V$	4.5			ns
		$V_{CC} = 2.7 - 3.6V$	2.4			
$t_{CR}$	Rise Time (for maximum frequency)	$V_{CC} = 1.6 - 1.8V$			1.5	ns
		$V_{CC} = 2.7 - 3.6V$			1.0	
$t_{CF}$	Fall Time (for maximum frequency)	$V_{CC} = 1.6 - 1.8V$			1.5	ns
		$V_{CC} = 2.7 - 3.6V$			1.0	
$\Delta t_{CK}$	Change in period from one clock cycle to the next				10	%

Notes:

1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
2. The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

### 36.3.14.7 External 16MHz crystal oscillator and XOSC characteristics

**Table 36-93. External 16MHz crystal oscillator and XOSC characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Cycle to cycle jitter	XOSCPWR=0	FRQRANGE=0		<10	ns
			FRQRANGE=1, 2, or 3		<1	
		XOSCPWR=1			<1	
	Long term jitter	XOSCPWR=0	FRQRANGE=0		<6	ns
			FRQRANGE=1, 2, or 3		<0.5	
		XOSCPWR=1			<0.5	
	Frequency error	XOSCPWR=0	FRQRANGE=0		<0.1	%
			FRQRANGE=1		<0.05	
			FRQRANGE=2 or 3		<0.005	
		XOSCPWR=1			<0.005	
	Duty cycle	XOSCPWR=0	FRQRANGE=0		40	%
			FRQRANGE=1		42	
			FRQRANGE=2 or 3		45	
		XOSCPWR=1			48	

**Table 36-101. Current consumption for modules and peripherals.**

Symbol	Parameter	Condition <sup>(1)</sup>	Min.	Typ.	Max.	Units
I <sub>CC</sub>	ULP oscillator			1.0		µA
	32.768kHz int. oscillator			27		µA
	2MHz int. oscillator			85		µA
		DFLL enabled with 32.768kHz int. osc. as reference		115		µA
	32MHz int. oscillator			270		µA
		DFLL enabled with 32.768kHz int. osc. as reference		460		µA
	PLL	20x multiplication factor, 32MHz int. osc. DIV4 as reference		220		µA
	Watchdog Timer			1		µA
	BOD	Continuous mode		138		µA
		Sampled mode, includes ULP oscillator		1.2		µA
	Internal 1.0V reference			100		µA
	Temperature sensor			95		µA
	ADC	250ksps $V_{REF} = \text{Ext ref}$		3.0		mA
			CURRLIMIT = LOW	2.6		mA
			CURRLIMIT = MEDIUM	2.1		mA
			CURRLIMIT = HIGH	1.6		mA
	DAC	250ksps $V_{REF} = \text{Ext ref}$ No load	Normal mode	1.9		mA
			Low Power mode	1.1		mA
	AC	High Speed Mode		330		µA
		Low Power Mode		130		µA
	DMA	615KBps between I/O registers and SRAM		115		µA
	Timer/Counter			16		µA
	USART	Rx and Tx enabled, 9600 BAUD		2.5		µA
	Flash memory and EEPROM programming			4		mA

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at  $V_{CC} = 3.0V$ ,  $\text{Clk}_{SYS} = 1\text{MHz}$  external clock without prescaling,  $T = 25^\circ\text{C}$  unless other conditions are given. All parameters measured as the difference in current consumption between module enabled and disabled. All data at  $V_{CC} = 3.0V$ ,  $\text{Clk}_{SYS} = 1\text{MHz}$  external clock without prescaling,  $T = 25^\circ\text{C}$  unless other conditions are given.

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$t_{\text{delay}}$	Propagation delay	$V_{\text{CC}} = 3.0\text{V}$ , $T = 85^{\circ}\text{C}$	mode = HS		30	90	ns
		mode = HS			30		
		$V_{\text{CC}} = 3.0\text{V}$ , $T = 85^{\circ}\text{C}$	mode = LP		130	500	
		mode = LP			130		
	64-Level Voltage Scaler	Integral non-linearity (INL)			0.3	0.5	lsb

#### 36.4.9 Bandgap and Internal 1.0V Reference Characteristics

Table 36-112. Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Startup time	As reference for ADC or DAC		1 $\text{Clk}_{\text{PER}}$ + 2.5 $\mu\text{s}$		$\mu\text{s}$
		As input voltage to ADC and AC		1.5		
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference	T = 85°C, after calibration	0.99	1	1.01	V
	Variation over voltage and temperature	Relative to T = 85°C, $V_{\text{CC}} = 3.0\text{V}$		$\pm 1.0$		%


#### 36.4.10 Brownout Detection Characteristics

Table 36-113. Brownout detection characteristics.


Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{\text{BOT}}$	BOD level 0 falling $V_{\text{CC}}$		1.60	1.62	1.72	V
	BOD level 1 falling $V_{\text{CC}}$			1.8		
	BOD level 2 falling $V_{\text{CC}}$			2.0		
	BOD level 3 falling $V_{\text{CC}}$			2.2		
	BOD level 4 falling $V_{\text{CC}}$			2.4		
	BOD level 5 falling $V_{\text{CC}}$			2.6		
	BOD level 6 falling $V_{\text{CC}}$			2.8		
	BOD level 7 falling $V_{\text{CC}}$			3.0		
$t_{\text{BOD}}$	Detection time	Continuous mode		0.4		$\mu\text{s}$
		Sampled mode		1000		
$V_{\text{HYST}}$	Hysteresis			1.6		%

### 37.1.3 ADC Characteristics


**Figure 37-35. INL error vs. external  $V_{REF}$ .**  
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.



**Figure 37-36. INL error vs. sample rate.**  
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 2.7\text{V}$ ,  $V_{REF} = 1.0\text{V}$  external.




**Figure 37-165. SDA hold time vs. supply voltage.**




### 37.2.12 PDI characteristics

**Figure 37-166. Maximum PDI frequency vs. V<sub>CC</sub>.**




**Figure 37-175. Idle mode supply current vs. frequency.**

$f_{SYS} = 1 - 32MHz$  external clock,  $T = 25^{\circ}C$ .




**Figure 37-176. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 32.768kHz$  internal oscillator.




### 37.3.3 ADC Characteristics

**Figure 37-201. INL error vs. external  $V_{REF}$ .**  
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.



**Figure 37-202. INL error vs. sample rate.**  
 $T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 3.0\text{V}$  external.



### 37.4.2.2 Output Voltage vs. Sink/Source Current

Figure 37-272. I/O pin output voltage vs. source current.

$V_{CC} = 1.8V$ .






Figure 37-273. I/O pin output voltage vs. source current.

$V_{CC} = 3.0V$ .




**Figure 37-292. Offset error vs.  $V_{REF}$ .**

$T = 25^\circ\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500ksps.




**Figure 37-293. Gain error vs. temperature.**


$V_{CC} = 3.0\text{V}$ ,  $V_{REF}$  = external 2.0V.



**Figure 37-321. 2MHz internal oscillator frequency vs. temperature.**  
**DFLL enabled, from the 32.768kHz internal oscillator.**




**Figure 37-322. 2MHz internal oscillator CALA calibration step size.**  
 $V_{CC} = 3V$ .




**Figure 37-329. 48MHz internal oscillator CALA calibration step size.**

$V_{CC} = 3.0V$ .




#### 37.4.11 Two-Wire Interface characteristics

**Figure 37-330. SDA hold time vs.  $V_{CC}$ .**



**Figure 37-331. SDA hold time vs. supply voltage.**



#### 37.4.12 PDI characteristics

**Figure 37-332. Maximum PDI frequency vs. V<sub>cc</sub>.**

