

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	66
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3735gk-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Related DocumentsThe related documents indicated in this publication may include preliminary versions.However, preliminary versions are not marked as such.

Documents related to V850ES/JF3-L

Document Name	Document No.
V850ES Architecture User's Manual	U15943E
V850ES/JF3-L Hardware User's Manual	This manual

Documents related to development tools

Document Name	Document No.					
QB-V850ESSX2 In-Circuit Emulator		U17091E				
QB-V850MINI On-Chip Debug Emulator		U17638E				
QB-MINI2 On-Chip Debug Emulator with Flash	QB-MINI2 On-Chip Debug Emulator with Flash Programming Function					
CA850 Ver. 3.20 C Compiler Package	Operation	U18512E				
	C Language	U18513E				
	Assembly Language	U18514E				
	Link Directives	U18515E				
PM+ Ver. 6.30 Project Manager		U18416E				
ID850QB Ver. 3.40 Integrated Debugger	Operation	U18604E				
SM850 Ver. 2.50 System Simulator	Operation	U16218E				
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E				
SM+ System Simulator	Operation	U18601E				
	User Open Interface	U18212E				
RX850 Ver. 3.20 Real-Time OS	Basics	U13430E				
	Installation	U17419E				
	Task Debugger	U17420E				
RX850 Pro Ver. 3.21 Real-Time OS	Basics	U18165E				
	Installation	U17421E				
	Task Debugger	U17422E				
AZ850 Ver. 3.30 System Performance Analyze	ər	U17423E				
PG-FP4 Flash Memory Programmer		U15260E				
PG-FP5 Flash Memory Programmer		U18865E				



Figure 3-3. Program Memory Map





Figure 3-9. Recommended Memory Map

RENESAS

3.4.8 Cautions

(1) Registers to be set first

Be sure to set the following registers first when using the V850ES/JF3-L.

- System wait control register (VSWC)
- On-chip debug mode register (OCDM)
- Watchdog timer mode register 2 (WDTM2)

After setting the VSWC, OCDM, and WDTM2 registers, set the other registers as necessary. When using the external bus, set each pin to the alternate-function bus control pin mode by using the port-related registers after setting the above registers.

(a) System wait control register (VSWC)

The VSWC register controls wait of bus access to the on-chip peripheral I/O registers.

Three clocks are required to access an on-chip peripheral I/O register (without a wait cycle). The V850ES/JF3-L requires wait cycles according to the operating frequency. Set the following value to the VSWC register in accordance with the frequency used.

The VSWC register can be read or written in 8-bit units (address: FFFFF06EH, default value: 77H).

Operating Frequency (fclk)	Set Value of VSWC	Number of Waits
32 kHz ≤ fclк < 16.6 MHz	00H	0 (no waits)
16.6 MHz \leq fclk \leq 20 MHz	01H	1

(b) On-chip debug mode register (OCDM)

For details, see CHAPTER 29 ON-CHIP DEBUG FUNCTION.

(c) Watchdog timer mode register 2 (WDTM2)

The WDTM2 register sets the overflow time and the operation clock of watchdog timer 2.

Watchdog timer 2 automatically starts in the reset mode after reset is released. Write the WDTM2 register to activate this operation.

For details, see CHAPTER 11 FUNCTIONS OF WATCHDOG TIMER 2.





Figure 4-30. Block Diagram of Type AA-1

(c) Generation timing of compare match interrupt request signal (INTTPnCC1)

The timing of generation of the INTTPnCC1 signal in the PWM output mode differs from the timing of other INTTPnCC1 signals; the INTTPnCC1 signal is generated when the count value of the 16-bit counter matches the value of the TPnCCR1 register.

Count clock	
16-bit counter	D1 - 2 D1 - 1 D1 D1 D1 + 1 D1 + 2
TPnCCR1 register	Dt
TOPn1 pin output	
INTTPnCC1 signal	
Remark n = 0 to 2	2, 5

Usually, the INTTPnCC1 signal is generated in synchronization with the next counting up after the count value of the 16-bit counter matches the value of the TPnCCR1 register.

In the PWM output mode, however, it is generated one clock earlier. This is because the timing is changed to match the change timing of the output signal of the TOPn1 pin.



(e) T	MPn opti	on regist	ter 0 (TPr	OPT0)				
			TPnCCS1	TPnCCS0)			TPnOVF
TPnOPT0	0	0	0	0	0	0	0	0/1
								Overflow flag
(f) T ⊤	MPn cou The value of	nter read of the 16-	l buffer re bit counte	e gister (T er can be r	PnCNT) read by re	ading the	TPnCNT r	register.
(g) T	MPn cap	ture/com	pare regi	sters 0 a	nd 1 (TPr	CCR0 an	d TPnCCI	R1)
T d	hese regi letected.	sters stor	e the cou	nt value c	of the 16-b	oit counter	when the	e valid edge input to the TIPnm pin is
F	Remarks	 TMPn n = 0 m = 0 	I/O contr to 2, 5 , 1	ol register	r 0 (TPnIC	0C0) is no	t used in tl	he pulse width measurement mode.

Figure 7-36. Register Setting in Pulse Width Measurement Mode (2/2)



(1) 16-bit counter

This 16-bit counter can count internal clocks or external events.

The count value of this counter can be read by using the TQ0CNT register.

When the TQ0CTL0.TQ0CE bit = 0, the value of the 16-bit counter is FFFFH. If the TQ0CNT register is read at this time, 0000H is read.

Reset sets the TQ0CE bit to 0. Therefore, the 16-bit counter is set to FFFFH.

(2) CCR0 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR0 register is used as a compare register, the value written to the TQ0CCR0 register is transferred to the CCR0 buffer register. When the count value of the 16-bit counter matches the value of the CCR0 buffer register, a compare match interrupt request signal (INTTQ0CC0) is generated.

The CCR0 buffer register cannot be read or written directly.

The CCR0 buffer register is cleared to 0000H after reset, as the TQ0CCR0 register is cleared to 0000H.

(3) CCR1 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR1 register is used as a compare register, the value written to the TQ0CCR1 register is transferred to the CCR1 buffer register. When the count value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated.

The CCR1 buffer register cannot be read or written directly.

The CCR1 buffer register is cleared to 0000H after reset, as the TQ0CCR1 register is cleared to 0000H.

(4) CCR2 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR2 register is used as a compare register, the value written to the TQ0CCR2 register is transferred to the CCR2 buffer register. When the count value of the 16-bit counter matches the value of the CCR2 buffer register, a compare match interrupt request signal (INTTQ0CC2) is generated.

The CCR2 buffer register cannot be read or written directly.

The CCR2 buffer register is cleared to 0000H after reset, as the TQ0CCR2 register is cleared to 0000H.

(5) CCR3 buffer register

This is a 16-bit compare register that compares the count value of the 16-bit counter.

When the TQ0CCR3 register is used as a compare register, the value written to the TQ0CCR3 register is transferred to the CCR3 buffer register. When the count value of the 16-bit counter matches the value of the CCR3 buffer register, a compare match interrupt request signal (INTTQ0CC3) is generated.

The CCR3 buffer register cannot be read or written directly.

The CCR3 buffer register is cleared to 0000H after reset, as the TQ0CCR3 register is cleared to 0000H.

(6) Edge detector

This circuit detects the valid edges input to the TIQ00 and TIQ03 pins. No edge, rising edge, falling edge, or both the rising and falling edges can be selected as the valid edge by using the TQ0IOC1 and TQ0IOC2 registers.

(7) Output controller

This circuit controls the output of the TOQ00 to TOQ03 pins. The output controller is controlled by the TQ0IOC0 register.

(8) Selector

This selector selects the count clock for the 16-bit counter. Eight types of internal clocks or an external event can be selected as the count clock.

(a) Function as compare register

The TQ0CCR1 register can be rewritten even when the TQ0CTL0.TQ0CE bit = 1.

The set value of the TQ0CCR1 register is transferred to the CCR1 buffer register. When the value of the 16-bit counter matches the value of the CCR1 buffer register, a compare match interrupt request signal (INTTQ0CC1) is generated. If TOQ01 pin output is enabled at this time, the output of the TOQ01 pin is inverted.

(b) Function as capture register

When the TQ0CCR1 register is used as a capture register in the free-running timer mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register if the valid edge of the capture trigger input pin (TIQ01 pin) is detected. In the pulse-width measurement mode, the count value of the 16-bit counter is stored in the TQ0CCR1 register and the 16-bit counter is cleared (0000H) if the valid edge of the capture trigger input pin (TIQ01 pin) is detected.

Even if the capture operation and reading the TQ0CCR1 register conflict, the correct value of the TQ0CCR1 register can be read.

The following table shows the functions of the capture/compare register in each mode, and how to write data to the compare register.

Operation Mode	Capture/Compare Register	How to Write Compare Register
Interval timer	Compare register	Anytime write
External event counter	Compare register	Anytime write
External trigger pulse output	Compare register	Batch write
One-shot pulse output	Compare register	Anytime write
PWM output	Compare register	Batch write
Free-running timer	Capture/compare register	Anytime write
Pulse width measurement	Capture register	_

Table 8-3. Function of Capture/Compare Register in Each Mode and How to Write Compare Register



When the TQ0CE bit is set to 1, the value of the 16-bit counter is cleared from FFFFH to 0000H. The counter counts each time the valid edge of external event count input is detected. Additionally, the set value of the TQ0CCR0 register is transferred to the CCR0 buffer register.

When the count value of the 16-bit counter matches the value of the CCR0 buffer register, the 16-bit counter is cleared to 0000H, and a compare match interrupt request signal (INTTQ0CC0) is generated.

The INTTQ0CC0 signal is generated each time the valid edge of the external event count input has been detected (set value of TQ0CCR0 register + 1) times.



	TQ0CI	Ξ					TQ0CKS	2 TQ0CKS1	TQOCKS	0
QOCTLO	0/1		0	0	0	0	0	0	0	
										0: Stop counting 1: Enable counting
(b) T	MQ0 co	ntrol r	egist	er 1 (TQ0	CTL1)					
		TQ	0EST	TQ0EEE			TQ0MD2	TQ0MD1	TQ0MD0)
Q0CTL1	0		0	0	0	0	0	0	1	
										0, 0, 1: External event count mode
(c) T		oontr	ol rea	aister 0 (
	TQ0OL	3 TQC	OE3	TQ0OL2	TQ0OE2	TQ0OL1	TQ0OE1	TQ0OL0	TQ0OE0	
Q0IOC0		3 TQC	00E3	TQ0OL2 0	TQ0OE2 0	TQ0OL1 0	TQ0OE1	TQ0OL0 0	TQ0OE0 0]
Q0IOC0		3 TQ(00E3 0	TQ0OL2 0	TQ0OE2 0	TQ0OL1	TQ0OE1 0	TQOOLO 0	TQ0OE0 0	0: Disable TOQ00 pin outpu
Q0IOC0	TQ0OL	3 TQC	00E3 0	TQ0OL2 0	TQ0OE2 0	TQ0OL1	TQ0OE1 0	TQ0OL0 0	TQ0OE0 0) 0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu
Q0IOC0	TQ0OL 0	3 TQ0	00E3 0	TQ00L2 0	TQ0OE2 0	TQ0OL1	TQ0OE1	TQ0OL0 0	TQ0OE0 0	0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu 0: Disable TOQ02 pin outpu
QOIOCO			00E3 0	TQ00L2 0	TQ0OE2 0	TQ0OL1 0	TQ0OE1	TQ0OL0 0	TQ0OE0 0	 0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu 0: Disable TOQ02 pin outpu 0: Disable TOQ03 pin outpu
Q0IOC0 (d) TI		contr	ol reg	TQ0OL2 0	TQ0OE2 0	TQ0OL1 0	TQ0OE1	TQ0OL0 0	TQ0OE0 0	0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu 0: Disable TOQ02 pin outpu 0: Disable TOQ03 pin outpu
Q0IOC0 (d) TI		contr	o 0 0 0 0 0 0 0	TQ0OL2 0	TQ0OE2 0 TQ0IOC2)	TQ0OL1 0 TQ0EES1	TQ0OE1	TQ0OL0 0 0 0 0 0 0 0 0 0 0 0 0 0	TQ0OE0	 0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu 0: Disable TOQ02 pin outpu 0: Disable TOQ03 pin outpu
Q0IOC0 (d) TI Q0IOC2	TQ0OL 0 MQ0 I/O	contr	00E3 0 0 0 reg	TQ0OL2 0	TQ0OE2 0 TQ0IOC2)	TQ0OL1 0 TQ0EES1 0/1	TQ00E1 0 	TQ0OL0 0 0 0 0 0 0 0 0	TQ0OE0	0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu 0: Disable TOQ02 pin outpu 0: Disable TOQ03 pin outpu
Q01OC0 (d) T1 Q01OC2	TQ0OL 0 MQ0 I/O	contr	00E3 0 0 0 reg	TQ0OL2 0	TQ0OE2 0 TQ0IOC2)	TQ0OL1 0 TQ0EES1 0/1	TQ0OE1 0 TQ0EES0 0/1	TQ0OL0 0 0 0 0 TQ0ETS1 0	TQ0OE0	0: Disable TOQ00 pin outpu 0: Disable TOQ01 pin outpu 0: Disable TOQ02 pin outpu 0: Disable TOQ03 pin outpu

RENESAS

(7) AVREFO pin

- (a) The AVREFO pin is used as the power supply pin of the A/D converter and also supplies power to the alternatefunction ports. In an application where a backup power supply is used, be sure to supply the same voltage as VDD to the AVREFO pin as shown in Figure 13-15.
- (b) The AVREF0 pin is also used as the reference voltage pin of the A/D converter. If the source supplying power to the AVREF0 pin has a high impedance or if the power supply has a low current supply capability, the reference voltage may fluctuate due to the current that flows during conversion (especially, immediately after the conversion operation enable bit ADA0CE has been set to 1). As a result, the conversion accuracy may drop. To avoid this, it is recommended to connect a capacitor across the AVREF0 and AVss pins to suppress the reference voltage fluctuation as shown in Figure 13-15.
- (c) If the source supplying power to the AVREF0 pin has a high DC resistance (for example, because of insertion of a diode), the voltage when conversion is enabled may be lower than the voltage when conversion is stopped, because of a voltage drop caused by the A/D conversion current.



Figure 13-15. AVREFO Pin Processing Example

(8) Reading ADA0CRn register

When the ADA0M0 to ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register is written, the contents of the ADA0CRn register may be undefined. Read the conversion result after completion of conversion and before writing to the ADA0M0 to ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register. Also, when an external/timer trigger is acknowledged, the contents of the ADA0CRn register may be undefined. Read the conversion result after completion of conversion and before the next external/timer trigger is acknowledged. The correct conversion result may not be read at a timing different from the above.



(2) Prescaler compare registers 1, 2 (PRSCM1, PRSCM2)

The PRSCM1 and PRSCM2 registers are 8-bit compare registers. These registers can be read or written in 8-bit units. Reset sets these registers to 00H.



16.8.1 Baud rate generation

The transmission/reception clock is generated by dividing the main clock. The baud rate generated from the main clock is obtained by the following equation.

$$f_{BRGm} = \frac{f_{XX}}{2^{k+1} \times N}$$

Caution Set fBRGm to 8 MHz or lower.

Remark fBRGm: BRGm count clock

- fxx: Main clock oscillation frequency
- k: PRSMm register setting value = 0 to 3
- N: PRSCMm register setting value = 1 to 256
- However, N = 256 only when PRSCMm register is set to 00H.

m = 1, 2



16.9 Cautions

- (1) When transferring transmit data and receive data using DMA transfer, error processing cannot be performed even if an overrun error occurs during serial transfer. Check that the no overrun error has occurred by reading the CBnSTR.CBnOVE bit after DMA transfer has been completed.
- (2) In regards to registers that are forbidden from being rewritten during operations (CBnCTL0.CBnPWR bit is 1), if rewriting has been carried out by mistake during operations, set the CBnCTL0.CBnPWR bit to 0 once, then initialize CSIBn.

Registers to which rewriting during operation are prohibited are shown below.

- CBnCTL0 register: CBnTXE, CBnRXE, CBnDIR, CBnTMS bits
- CBnCTL1 register: CBnCKP, CBnDAP, CBnCKS2 to CBnCKS0 bits
- CBnCTL2 register: CBnCL3 to CBnCL0 bits
- (3) In communication type 2 or 4 (CBnCTL1.CBnDAP bit = 1), the CBnSTR.CBnTSF bit is cleared half a SCKBn clock after occurrence of a reception complete interrupt (INTCBnR).

In the single transfer mode, writing the next transmit data is ignored during communication (CBnTSF bit = 1), and the next communication is not started. Also if reception-only communication (CBnCTL0.CBnTXE bit = 0, CBnCTL0.CBnRXE bit = 1) is set, the next communication is not started even if the receive data is read during communication (CBnTSF bit = 1).

Therefore, when using the single transfer mode with communication type 2 or 4 (CBnDAP bit = 1), pay particular attention to the following.

- To start the next transmission, confirm that CBnTSF bit = 0 and then write the transmit data to the CBnTX register.
- To perform the next reception continuously when reception-only communication (CBnTXE bit = 0, CBnRXE bit = 1) is set, confirm that CBnTSF bit = 0 and then read the CBnRX register.

Or, use the continuous transfer mode instead of the single transfer mode. Use of the continuous transfer mode is recommended especially for using DMA.

Remark n = 0 to 2



17.6.4 ACK

ACK is used to confirm the serial data status of the transmitting and receiving devices.

The receiving device returns \overline{ACK} for every 8 bits of data it receives.

The transmitting device normally receives \overline{ACK} after transmitting 8 bits of data. When \overline{ACK} is returned from the receiving device, the reception is judged as normal and processing continues. The detection of \overline{ACK} is confirmed with the IICSn.ACKDn bit.

When the master device is the receiving device, after receiving the final data, it does not return \overline{ACK} and generates the stop condition. When the slave device is the receiving device and does not return \overline{ACK} , the master device generates either a stop condition or a restart condition, and then stops the current transmission. Failure to return \overline{ACK} may be caused by the following factors.

- (a) Reception was not performed normally.
- (b) The final data was received.
- (c) The receiving device (slave) does not exist for the specified address.

When the receiving device sets the SDA0n line to low level during the ninth clock, ACK is generated (normal reception). When the IICCn.ACKEn bit is set to 1, automatic ACK generation is enabled. Transmission of the eighth bit following

the 7 address data bits causes the IICSn.TRCn bit to be set. Normally, set the ACKEn bit to 1 for reception (TRCn bit = 0). When the slave device is receiving (when TRCn bit = 0), if the slave device cannot receive data or does not need to receive any more data, clear the ACKEn bit to 0 to indicate to the master that no more data can be received.

Similarly, when the master device is receiving (when TRCn bit = 0) and the subsequent data is not needed, clear the ACKEn bit to 0 to prevent \overline{ACK} from being generated. This notifies the slave device (transmitting device) of the end of the data transmission (transmission stopped).



When the local address is received, ACK is automatically generated regardless of the value of the ACKEn bit. No ACK is generated if the received address is not a local address (NACK).

When receiving the extension code, set the ACKEn bit to 1 in advance to generate \overline{ACK} .

The ACK generation method during data reception is based on the wait timing setting, as described by the following.

When 8-clock wait is selected (IICCn.WTIMn bit = 0):
 ACK is generated at the falling edge of the SCL0n pin's eighth clock if the ACKEn bit is set to 1 before the wait state cancellation.

• When 9-clock wait is selected (IICCn.WTIMn bit = 1): ACK is generated if the ACKEn bit is set to 1 in advance.

```
Remark n = 0, 1
```



(2) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

	<1> When W	'TIMn t	oit = 0										
					STTn	bit = 1 ↓					SPTr	n bit = 1 ↓	
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀCK	SP	
-				1	▲ 2	▲3			4	4	▲ 5	▲ 6 ∆	7
	▲1: IICS	n registe	er = 100	0X110B									
	▲2: IICS	n registe	er = 100	0X000B (WTII	Mn bit =	1)							
	▲3: IICS	n registe	er = 100	0XX00B (WTI	Mn bit =	0)							
	▲4: IICS	n registe	er = 100	0X110B (WTII	Mn bit =	0)							
	▲5: IICS	n registe	er = 100	0X000B (WTII	Mn bit =	1)							
	▲6: IICS	n registe	er = 100	0XX00B									
	Δ 7: IICS	n registe	er = 000	00001B									
	<2> When W	2. TIMn t	n = 0, 1 Dit = 1		STTn	bit = 1					SPTr	n bit = 1	
ST	AD6 to AD0	₽/₩	ACK	D7 to D0	ACK	↓ ST	AD6 to AD0	₽/₩	ACK	D7 to D0	ACK	↓ SP	
	1.20101.20		non	1		▲2	1.20101.20		, tort	3	non	▲4 ∧	5
	▲1: IICS	n registe	er = 100	0X110B						-			-
	▲2: IICS	n registe	er = 100	0XX00B									
	▲3: IICS	n registe	er = 100	0X110B									
	▲4: IICS	n registe	er = 100	0XX00B									
	∆ 5: IICS	n registe	er = 000	00001B									
	Remar	rks 1. 2.	▲: Alv ∆: Ge X: dor n = 0, 1	vays generat nerated only n't care	ed when \$	SPIEn t	pit = 1						



17.7.3 Slave device operation (when receiving extension code)

(1) Start ~ Code ~ Data ~ Data ~ Stop





17.15 Cautions

(1) When IICFn.STCENn bit = 0

Immediately after the l^2COn operation is enabled, the bus communication status (IICFn.IICBSYn bit = 1) is recognized regardless of the actual bus status. To execute master communication in the status where a stop condition has not been detected, generate a stop condition and then release the bus before starting the master communication.

Use the following sequence for generating a stop condition.

<1> Set the IICCLn register. <2> Set the IICCn.IICEn bit. <3> Set the IICCn.SPTn bit.

(2) When IICFn.STCENn bit = 1

Immediately after I^2COn operation is enabled, the bus released status (IICBSYn bit = 0) is recognized regardless of the actual bus status. To generate the first start condition (IICCn.STTn bit = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

- (3) When the IICCn.IICEn bit of the V850ES/JF3-L is set to 1 while communications with other devices are in progress, the start condition may be detected depending on the status of the communication line. Be sure to set the IICCn.IICEn bit to 1 when the SCL0n and SDA0n lines are high level.
- (4) Determine the operation clock frequency by the IICCLn, IICXn, and OCKSm registers before enabling the operation (IICCn.IICEn bit = 1). To change the operation clock frequency, clear the IICCn.IICEn bit to 0 once.
- (5) After the IICCn.STTn and IICCn.SPTn bits have been set to 1, they must not be re-set without being cleared to 0 first.
- (6) If transmission has been reserved, set the IICCN.SPIEn bit to 1 so that an interrupt request is generated by the detection of a stop condition. After an interrupt request has been generated, the wait status will be released by writing communication data to I²Cn, then transferring will begin. If an interrupt is not generated by the detection of a stop condition, transmission will halt in the wait status because an interrupt request was not generated. However, it is not necessary to set the SPIEn bit to 1 for the software to detect the IICSn.MSTSn bit.

Remark n = 0, 1 m = 0, 1



(3) CSIB0 + HS

Serial clock: 2.4 kHz to 2.5 MHz (MSB first)



Figure 28-5. Communication with Dedicated Flash Programmer (CSIB0 + HS)

The dedicated flash programmer outputs the transfer clock, and the V850ES/JF3-L operates as a slave.

When the PG-FP5 is used as the dedicated flash programmer, it generates the following signals to the V850ES/JF3-L. For details, refer to the **PG-FP5 User's Manual (U18865E)**.

		PG-FP5	V850ES/JF3-L	Proce	ssing for Conn	ection
Signal Name	I/O	Pin Function	Pin Name	UARTA0	CSIB0	CSIB0 + HS
FLMD0	Output	Write enable/disable	FLMD0	0	0	0
FLMD1	Output	Write enable/disable	FLMD1	ONote	ONote	ONote
VDD	-	VDD voltage generation/voltage monitor	VDD	O	0	0
GND	-	Ground	Vss	0	0	0
CLK	Output	Clock output to V850ES/JF3-L	X1, X2	×	×	×
RESET	Output	Reset signal	RESET	O	0	0
SI/RxD	Input	Receive signal	SOB0/TXDA0	O	0	0
SO/TxD	Output	Transmit signal	SIB0/RXDA0	O	0	0
SCK	Output	Transfer clock	SCKB0	×	0	0
HS	Input	Handshake signal for CSIB0 + HS communication	PCM0	×	×	0

Table 28-5. Signal Connections of Dedicated Flash Programmer (PG-FP5)

Note Wire these pins as shown in Figures 28-6 or connect them to GND via pull-down resistor on board.

Remark O: Must be connected.

 $\times:$ Does not have to be connected.





Figure 29-4. Memory Spaces Where Debug Monitor Programs Are Allocated



V850ES/JF3-L

