

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I <sup>2</sup> C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	66
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3736gc-gad-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 4.3.10 Port DH

Port DH is a 2-bit port for which I/O settings can be controlled in 1-bit units. Port DH includes the following alternate-function pins.

Table 4-13	Port DH	Alternate-Function Pins
Table 4-13.	FOILDE	Alternate-Function Fins

Pin Name	Pin No.	Alternate-Function Pin Name	I/O	Remark	Block Type
PDH0	71	A16	Output	_	D-2
PDH1	72	A17	Output		D-2

#### (1) Port DH register (PDH)

	7	6	5	4	3	2	1	0
PDH	0	0	0	0	0	0	PDH1	PDH0
	PDHn		Output	data contr	ol (in outpu	ut mode) (	n = 0, 1)	
	0	Outputs 0						
	1	Outputs 1						

#### (2) Port DH mode register (PMDH)

	7	6	5	4	3	2	1	0	
PMDH	1	1	1	1	1	1	PMDH1	PMDH0	
	PMDHn		I/O mode control (n = 0, 1)						
	0	Output m	Dutput mode						
	1	Input mo	nput mode						





Figure 4-17. Block Diagram of Type N-2

Hysteresis characteristics are not available in port mode.

#### 5.3 Memory Block Function

The 16 MB external memory space is divided into memory blocks of (lower) 2 MB, 2 MB, 4 MB, and 8 MB. The programmable wait function and bus cycle operation mode for each of these blocks can be independently controlled in one-block units.





#### 5.4 Bus Access

### 5.4.1 Number of clocks for access

The following table shows the number of basic clocks required for accessing each resource.

Area (Bus Width) Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	External Memory (16 Bits)
Instruction fetch (normal access)	1	1 <sup>Note</sup>	3 + n
Instruction fetch (branch)	2	2 <sup>Note</sup>	3 + n
Operand data access	3	1	3 + n

Note Increases by 1 if a conflict with a data access occurs.

Remark Unit: Clocks/access

#### 5.4.2 Bus size setting function

Each external memory area selected by memory block n can be set by using the BSC register. However, the bus size can be set to 8 bits and 16 bits only.

The external memory area of the V850ES/JF3-L is selected by memory blocks 0 to 3.

#### (1) Bus size configuration register (BSC)

The BSC register can be read or written in 16-bit units. Reset sets this register to 5555H.

## Caution Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area until the initial settings of the BSC register are complete.

_	15	14	13	12	11	10	9	8
BSC	0	1	0	1	0	1	0	1
	7	6	5	4	3	2	1	0
	0	BS30	0	BS20	0	BS10	0	BS00
	M	emory block	<3 N	lemory bloc	k2 M	emory bloc	k 1 Me	emory block
	BSn0 Data bus width of memory block n space (n = 0 to 3)							
	0	0 8 bits						
	1	16 bits						

In order to transfer data from the TPnCCRm register to the CCRm buffer register, the TPnCCR1 register must be written.

To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the TPnCCR0 register and then set the active level width to the TPnCCR1 register.

To change only the cycle of the PWM waveform, first set the cycle to the TPnCCR0 register, and then write the same value to the TPnCCR1 register.

To change only the active level width (duty factor) of the PWM waveform, only the TPnCCR1 register has to be set.

After data is written to the TPnCCR1 register, the value written to the TPnCCRm register is transferred to the CCRm buffer register in synchronization with clearing of the 16-bit counter, and is used as the value compared with the 16-bit counter.

To write the TPnCCR0 or TPnCCR1 register again after writing the TPnCCR1 register once, do so after the INTTPnCC0 signal is generated. Otherwise, the value of the CCRm buffer register may become undefined because the timing of transferring data from the TPnCCRm register to the CCRm buffer register conflicts with writing the TPnCCRm register.

**Remark** n = 0 to 2, 5m = 0, 1



#### (11) TMQ0 counter read buffer register (TQ0CNT)

The TQ0CNT register is a read buffer register that can read the count value of the 16-bit counter.

If this register is read when the TQ0CTL0.TQ0CE bit = 1, the count value of the 16-bit timer can be read. This register is read-only, in 16-bit units.

The value of the TQ0CNT register is cleared to 0000H when the TQ0CE bit = 0. If the TQ0CNT register is read at this time, the value of the 16-bit counter (FFFH) is not read, but 0000H is read.

The value of the TQ0CNT register is cleared to 0000H after reset, as the TQ0CE bit is cleared to 0.

## Caution Accessing the TQ0CNT register is prohibited in the following statuses. For details, see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.

- When the CPU operates with the subclock and the main clock oscillation is stopped
- When the CPU operates with the internal oscillation clock

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TQ0CNT



## 8.6 Cautions

#### (1) Capture operation

When the capture operation is used and a slow clock is selected as the count clock, FFFFH, not 0000H, may be captured in the TQ0CCR0, TQ0CCR1, TQ0CCR2, and TQ0CCR3 registers, or the capture operation may not be performed (capture interrupt does not occur) if the capture trigger is input immediately after the TQ0CE bit is set to 1.

The same operation results during the period in which no external event counts are input while the capture operation is used and an external event count input is used as a count clock.





## 9.3 Register

#### (1) TMM0 control register (TM0CTL0)

The TM0CTL0 register is an 8-bit register that controls the TMM0 operation.

This register can be read or written in 8-bit or 1-bit units.

Reset sets this register to 00H.

The same value can always be written to the TM0CTL0 register by software.

	<7>	6	5	4	3	2	1	0
TM0CTL0	TM0CE	0	0	0	0	TM0CKS2	TM0CKS1	TMOCKSO
	TM0CE		Internal cl	ock operati	on enabl	e/disable sp	ecification	
	0	0 TMM0 operation disabled (16-bit counter reset asynchronously). Operation clock application stopped.						
	1	1 TMM0 operation enabled. Operation clock application started. TMM0 operation started.						
	The interr asynchror internal cl asynchror	nal clock co nously with ock of TMN nously.	ontrol and in the TM0CE /I0 is disable	ternal circu E bit. Wher ed (fixed to	it reset fo the TMC low leve	or TMM0 are ICE bit is cle I) and 16-bit	performed eared to 0, th counter is r	ne eset
	TM0CKS2	TM0CKS1	TMOCKSO		Co	unt clock sel	ection	
	0	0	0	fxx				
	0	0	1	fxx/2				
	0	1	0	fxx/4				
	0	1	1	fxx/64				
	1	0	0	fxx/512				
	1	0	1	INTWT				
	1	1	0	fr/8				
	1	1	1	fхт				
C	autions 1 2	. Set the When the val	TM0CKS changing ue of the e to clear	2 to TM00 the value TM0CKS2 bits 3 to	CKS0 bi of TM0 2 to TM0 6 to "0"	ts when TI )CE from ( )CKS0 bits	MOCE bit = 0 to 1, it is simultan	= 0. s not pos eously.
F	emark f	x: Main c	clock frequ	iency on clock fr	equency	,		



### 13.5 Operation

#### 13.5.1 Basic operation

- <1> Set the operation mode, trigger mode, and conversion time for executing A/D conversion by using the ADA0M0, ADA0M1, ADA0M2, and ADA0S registers. When the ADA0CE bit of the ADA0M0 register is set, conversion is started in the software trigger mode and the A/D converter waits for a trigger in the external or timer trigger mode.
- <2> When A/D conversion is started, the voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <3> When the sample & hold circuit samples the input channel for a specific time, it enters the hold status, and holds the input analog voltage until A/D conversion is complete.
- <4> Set bit 9 of the successive approximation register (SAR). The tap selector selects (1/2) AVREFO as the compare voltage generation DAC.
- <5> The voltage difference between the voltage of the compare voltage generation DAC and the analog input voltage is compared by the voltage comparator. If the analog input voltage is higher than (1/2) AVREF0, the MSB of the SAR register remains set. If it is lower than (1/2) AVREF0, the MSB is reset.
- <6> Next, bit 8 of the SAR register is automatically set and the next comparison is started. Depending on the value of bit 9, to which a result has been already set, the voltage of the compare voltage generation DAC is selected as follows.
  - Bit 9 = 1: (3/4) AVREF0
  - Bit 9 = 0: (1/4) AVREF0

This compare voltage and the analog input voltage are compared and, depending on the result, bit 8 is manipulated as follows.

Analog input voltage  $\geq$  Compare voltage: Bit 8 = 1 Analog input voltage  $\leq$  Compare voltage: Bit 8 = 0

- <7> This comparison is continued to bit 0 of the SAR register.
- <8> When comparison of the 10 bits is complete, the valid digital result is stored in the SAR register, which is then transferred to and stored in the ADA0CRn register. After that, an A/D conversion end interrupt request signal (INTAD) is generated.
- <9> In one-shot select mode, conversion is stopped<sup>Note</sup>. In one-shot scan mode, conversion is stopped after scanning once<sup>Note</sup>. In continuous select mode, repeat steps <2> to <8> until the ADA0M0.ADA0CE bit is cleared to 0. In continuous scan mode, repeat steps <2> to <8> for each channel.
  - **Note** In the external trigger mode, timer trigger mode 0, or timer trigger mode 1, the trigger standby status is entered.
  - **Remark** The trigger standby status means the status after the stabilization time has passed.



#### (1) Continuous select mode

In this mode, the result of converting the voltage of the analog input pin specified by the ADA0S register is compared with the set value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CRn register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CRn register, and the INTAD signal is not generated. After completion of the first conversion, the next conversion is started, unless the ADA0M0.ADA0CE bit is cleared to 0 (n = 0 to 7).



Figure 13-8. Timing Example of Continuous Select Mode Operation (When Power-Fail Comparison Is Made: ADA0S Register = 01H)

#### (2) Continuous scan mode

In this mode, the results of converting the voltages of the analog input pins sequentially selected from the ANI0 pin to the pin specified by the ADA0S register are stored, and the set value of the ADA0CR0H register of channel 0 is compared with the value of the ADA0PFT register. If the result of power-fail comparison matches the condition set by the ADA0PFC bit, the conversion result is stored in the ADA0CR0 register, and the INTAD signal is generated. If it does not match, the conversion result is stored in the ADA0CR0 register, and the INTAD signal is not generated. After the result of the first conversion has been stored in the ADA0CR0 register, the results of sequentially converting the voltages on the analog input pins up to the pin specified by the ADA0S register are continuously stored. After completion of conversion, the next conversion is started from the ANI0 pin again, unless the ADA0CE bit is cleared to 0.

## 13.7 How to Read A/D Converter Characteristics Table

This section describes the terms related to the A/D converter.

#### (1) Resolution

The minimum analog input voltage that can be recognized, i.e., the ratio of an analog input voltage to 1 bit of digital output is called 1 LSB (least significant bit). The ratio of 1 LSB to the full scale is expressed as %FSR (full-scale range). %FSR is the ratio of a range of convertible analog input voltages expressed as a percentage, and can be expressed as follows, independently of the resolution.

1%FSR = (Maximum value of convertible analog input voltage – Minimum value of convertible analog input voltage)/100

 $= (AV_{REF0} - 0)/100$ = AV\_{REF0}/100

When the resolution is 10 bits, 1 LSB is as follows:

$$1 \text{ LSB} = 1/2^{10} = 1/1,024$$
  
= 0.098%FSR

The accuracy is determined by the overall error, independently of the resolution.

#### (2) Overall error

This is the maximum value of the difference between an actually measured value and a theoretical value. It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors. The overall error in the characteristics table does not include the quantization error.







## 15.6 Operation

### 15.6.1 Data format

Full-duplex serial data reception and transmission is performed.

As shown in Figure 15-3, one data frame of transmit/receive data consists of a start bit, character bits, parity bit, and stop bit(s).

Specification of the character bit length within 1 data frame, parity selection, specification of the stop bit length, and specification of MSB/LSB-first transfer are performed using the UAnCTL0 register.

Moreover, control of UART output/inverted output for the TXDAn bit is performed using the UAnOPT0.UAnTDL bit.

- Start bit.....1 bit
- Character bits ......7 bits/8 bits
- Parity bit ......Even parity/odd parity/0 parity/no parity
- Stop bit .....1 bit/2 bits



## (2) Operation timing





#### 16.8 Baud Rate Generator

The BRG1, BRG2 and CSIB0 to CSIB2 baud rate generators are connected as shown in the following block diagram.



#### (1) Prescaler mode registers 1, 2 (PRSM1, PRSM2)

The PRSM1 and PRSM2 registers control generation of the baud rate signal for CSIB.

These registers can be read or written in 8-bit or 1-bit units.

Reset sets these registers to 00H.

After re	set: 00H	R/W A	Address: F	PRSM1 FFFF	F320H, P	RSM2 FF	FFF324H	
	7	6	5	<4>	3	2	1	0
PRSMm (m = 1, 2)	0	0	0	BGCEm	0	0	BGCSm	1 BGCSm0
	BGCEm		Baud rate output					
	0	Disabled						
	1	Enabled						
	BGCSm1	BGCSm0		Input clocl	selection	1 (fbgcsm)	S	Setting value (k)
	0	0	fxx					0
	0	1	fxx/2					1
	1	0	fxx/4					2
	1	1	fxx/8					3
	Cautions	1. Don 2. Sett	ot rewri he PRSI	te the PRS	Mm regis r before	ster duri setting t	ng opera he BGCI	ition. Em bit to 1



0     Addresses do not match.       1     Addresses match.							
1 Addresses match.	Addresses do not match.						
	Addresses match.						
Condition for clearing (COIn bit = 0)	Condition for setting (COIn bit = 1)						
<ul> <li>When a start condition is detected</li> <li>When a stop condition is detected</li> <li>Cleared by LRELn bit = 1 (communication save)</li> <li>When the IICEn bit changes from 1 to 0 (operation stop)</li> <li>After reset</li> </ul>	When the received address matches the local address (SVAn register) (set at the rising edge of the eighth clock).						
TRCn Trai	nsmit/receive status detection						
0 Receive status (other than transmit sta	Receive status (other than transmit status). The SDA0n line is set to high impedance.						
1 Transmit status. The value in the SO the falling edge of the first byte's ninth	latch is enabled for output to the SDA0n line (valid starting at o clock).						
Condition for clearing (TRCn bit = 0)	Condition for setting (TRCn bit = 1)						
<ul> <li>When a stop condition is detected</li> <li>Cleared by LRELn bit = 1 (communication save)</li> <li>When the IICEn bit changes from 1 to 0 (operation stop)</li> <li>Cleared by IICCn.WRELn bit = 1<sup>Note</sup></li> <li>When the ALDn bit changes from 0 to 1 (arbitration loss)</li> <li>After reset</li> <li>Master</li> <li>When "1" is output to the first byte's LSB (transfer direction specification bit)</li> <li>Slave</li> <li>When a start condition is detected</li> <li>When not used for communication</li> </ul>	Master • When a start condition is generated • When "0" is output to the first byte's LSB (transfer direction specification bit) Slave • When "1" is input by the first byte's LSB (transfer direction specification bit)						
ACKDn	ACK detection						
0 ACK was not detected.							

0	ACK was not detected.							
1	ACK was detected.							
Condition	for clearing (ACKDn bit = 0)	Condition for setting (ACKD bit = 1)						
<ul> <li>When a s</li> <li>At the ris</li> <li>Cleared</li> <li>When the stop)</li> <li>After res</li> </ul>	stop condition is detected ing edge of the next byte's first clock by LRELn bit = 1 (communication save) e IICEn bit changes from 1 to 0 (operation et	<ul> <li>After the SDA0n bit is set to low level at the rising edge of the SCL0n pin's ninth clock</li> </ul>						

**Note** The TRCn bit is cleared to 0 and SDA0n line becomes high impedance when the WRELn bit is set to 1 and the wait state is canceled to 0 at the ninth clock by TRCn bit = 1.

**Remark** n = 0, 1

RENESAS

IICX1	IICCL1			Selection Clock	Transfer	Settable Main Clock	Operating
Bit 0	Bit 3	Bit 1	Bit 0		Clock	Frequency (fxx) Range	Mode
CLX1	SMC1	CL11	CL10				
0	0	0	0	fxx (when OCKS1 = 18H set)	(when OCKS1 = 18H set) fxx/44 2.50 MHz $\leq$ fxx $\leq$ 4.19 MHz		Standard
				fxx/2 (when OCKS1 = 10H set)	fxx/88	$4.00 \text{ MHz} \le \text{fxx} \le 8.38 \text{ MHz}$	mode
				fxx/3 (when OCKS1 = 11H set)	fxx/132	6.00 MHz ≤ fxx ≤ 12.57 MHz	(SIVIC I DIT = 0)
				fxx/4 (when OCKS1 = 12H set)	fxx/176	$8.00 \text{ MHz} \le \text{fxx} \le 16.76 \text{ MHz}$	
				fxx/5 (when OCKS1 = 13H set)	fxx/220	10.00 MHz $\leq$ fxx $\leq$ 20.00 MHz	
0	0	0 0 1		fxx (when OCKS1 = 18H set)	fxx/86	$4.19 \text{ MHz} \leq \text{fxx} \leq 8.38 \text{ MHz}$	
				fxx/2 (when OCKS1 = 10H set)	fxx/172	8.38 MHz ≤ fxx ≤ 16.76 MHz	
				fxx/3 (when OCKS1 = 11H set)	fxx/258	$12.57 \text{ MHz} \leq \text{fxx} \leq 20.00 \text{ MHz}$	
				fxx/4 (when OCKS1 = 12H set)	fxx/344	16.76 MHz $\leq$ fxx $\leq$ 20.00 MHz	
0	0	1	0	fxx <sup>Note</sup>	fxx/86	$4.19 \text{ MHz} \leq \text{fxx} \leq 8.38 \text{ MHz}$	
0	0	1	1	fxx (when OCKS1 = 18H set)	fxx/66	fxx = 6.40 MHz	
				fxx/2 (when OCKS1 = 10H set)	fxx/132	fxx = 12.80 MHz	
				fxx/3 (when OCKS1 = 11H set)	fxx/198	fxx = 19.20 MHz	
0	1	0	×	fxx (when OCKS1 = 18H set)	fxx/24	$4.19 \text{ MHz} \le \text{fxx} \le 8.38 \text{ MHz}$	High-speed
				fxx/2 (when OCKS1 = 10H set)	fxx/48	8.00 MHz ≤ fxx ≤ 16.76 MHz	mode
				fxx/3 (when OCKS1 = 11H set)	fxx/72	12.00 MHz $\leq$ fxx $\leq$ 20.00 MHz	(SIVIC   DIL = 1)
				fxx/4 (when OCKS1 = 12H set)	fxx/96	16.00 MHz $\leq$ fxx $\leq$ 20.00 MHz	
0	1	1	0	fxx <sup>Note</sup>	fxx/24	$4.00 \text{ MHz} \le \text{fxx} \le 8.38 \text{ MHz}$	
0	1	1	1	fxx (when OCKS1 = 18H set)	fxx/18	fxx = 6.40 MHz	
				fxx/2 (when OCKS1 = 10H set)	fxx/36	fxx = 12.80 MHz	
				fxx/3 (when OCKS1 = 11H set)	fxx/54	fxx = 19.20 MHz	
1	1	0	×	fxx (when OCKS1 = 18H set)	fxx/12	$4.00 \text{ MHz} \leq f_{XX} \leq 4.19 \text{ MHz}$	
				fxx/2 (when OCKS1 = 10H set)	fxx/24	$8.00 \text{ MHz} \leq \text{fxx} \leq 8.38 \text{ MHz}$	
				fxx/3 (when OCKS1 = 11H set)	fxx/36	12.00 MHz $\leq$ fxx $\leq$ 12.57 MHz	
				fxx/4 (when OCKS1 = 12H set)	fxx/48	16.00 MHz $\leq$ fxx $\leq$ 16.67 MHz	
				fxx/5 (when OCKS1 = 13H set)	fxx/60	fxx = 20.00 MHz	
1	1	1	0	fxx <sup>Note</sup>	fxx/12	$4.00 \text{ MHz} \le f_{xx} \le 4.19 \text{ MHz}$	
Other than above				Setting prohibited	_	-	_

 Table 17-2.
 Clock Settings (2/2)

**Note** Since the selection clock is fxx regardless of the value set to the OCKS1 register, clear the OCKS1 register to 00H (l<sup>2</sup>C division clock stopped status).

Remark ×: don't care

#### 17.6.5 Stop condition

When the SCL0n pin is high level, changing the SDA0n pin from low level to high level generates a stop condition (n = 0, 1).

A stop condition is generated when the master device outputs to the slave device when serial transfer has been completed. When used as the slave device, the start condition can be detected.





A stop condition is generated when the IICCn.SPTn bit is set to 1. When the stop condition is detected, the IICSn.SPDn bit is set to 1 and the interrupt request signal (INTIICn) is generated when the IICCn.SPIEn bit is set to 1 (n = 0, 1).



## CHAPTER 23 CLOCK MONITOR

#### 23.1 Functions

The clock monitor samples the main clock by using the internal oscillation clock and generates a reset request signal when oscillation of the main clock is stopped.

Once the operation of the clock monitor has been enabled by an operation enable flag, it cannot be cleared to 0 by any means other than reset.

When a reset by the clock monitor occurs, the RESF.CLMRF bit is set. For details on the RESF register, see 22.2 Registers to Check Reset Source.

The clock monitor automatically stops under the following conditions.

- During oscillation stabilization time after STOP mode is released
- When the main clock is stopped (from when the PCC.MCK bit = 1 during subclock operation, until the PCC.CLS bit = 0 during main clock operation)
- When the sampling clock (internal oscillation clock) is stopped
- When the CPU operates with the internal oscillation clock

#### 23.2 Configuration

The clock monitor includes the following hardware.

#### Table 23-1. Configuration of Clock Monitor

Item	Configuration
Control register	Clock monitor mode register (CLM)

#### Figure 23-1. Timing of Reset via the RESET Pin Input





## 23.4 Operation

This section explains the functions of the clock monitor. The start and stop conditions are as follows.

<Start condition>

Enabling operation by setting the CLM.CLME bit to 1

<Stop conditions>

- While oscillation stabilization time is being counted after STOP mode is released
- When the main clock is stopped (from when PCC.MCK bit = 1 during subclock operation to when PCC.CLS bit = 0 during main clock operation)
- When the sampling clock (internal oscillation clock) is stopped
- When the CPU operates with the internal oscillation clock

# Table 23-2. Operation Status of Clock Monitor(When CLM.CLME Bit = 1, During Internal Oscillation Clock Operation)

CPU Operating Clock	Operation Mode	Status of Main Clock	Status of Internal Oscillation Clock	Status of Clock Monitor
Main clock	HALT mode	Oscillates	Oscillates <sup>Note 1</sup>	Operates <sup>Note 2</sup>
	IDLE1, IDLE2 modes	Oscillates	Oscillates <sup>Note 1</sup>	Operates <sup>Note 2</sup>
	STOP mode	Stops	Oscillates <sup>Note 1</sup>	Stops
Subclock (MCK bit of PCC register = 0)	Sub-IDLE mode	Oscillates	Oscillates <sup>Note 1</sup>	Operates <sup>Note 2</sup>
Subclock (MCK bit of PCC register = 1)	Sub-IDLE mode	Stops	Oscillates <sup>Note 1</sup>	Stops
Internal oscillation clock	_	Stops	Oscillates <sup>Note 3</sup>	Stops
During reset	_	Stops	Stops	Stops

Notes 1. Internal oscillator can be stopped by setting the RCM.RSTOP bit to 1.

- 2. The clock monitor is stopped while internal oscillator is stopped.
- 3. Internal oscillator cannot be stopped by software.



			(3/9)
Symbol	Name	Unit	Page
DDA3L	DMA destination address register 3L	DMAC	594
DMAIC0	Interrupt control register	INTC	630
DMAIC1	Interrupt control register	INTC	630
DMAIC2	Interrupt control register	INTC	630
DMAIC3	Interrupt control register	INTC	630
DSA0H	DMA source address register 0H	DMAC	593
DSA0L	DMA source address register 0L	DMAC	593
DSA1H	DMA source address register 1H	DMAC	593
DSA1L	DMA source address register 1L	DMAC	593
DSA2H	DMA source address register 2H	DMAC	593
DSA2L	DMA source address register 2L	DMAC	593
DSA3H	DMA source address register 3H	DMAC	593
DSA3L	DMA source address register 3L	DMAC	593
DTFR0	DMA trigger factor register 0	DMAC	598
DTFR1	DMA trigger factor register 1	DMAC	598
DTFR2	DMA trigger factor register 2	DMAC	598
DTFR3	DMA trigger factor register 3	DMAC	598
DWC0	Data wait control register 0	BCU	147
ECR	Interrupt source register	CPU	28
EIPC	Interrupt status saving register	CPU	27
EIPSW	Interrupt status saving register	CPU	27
FEPC	NMI status saving register	CPU	28
FEPSW	NMI status saving register	CPU	28
IIC0	IIC shift register 0	I <sup>2</sup> C	534
IIC1	IIC shift register 1	I <sup>2</sup> C	534
IICC0	IIC control register 0	I <sup>2</sup> C	520
IICC1	IIC control register 1	I <sup>2</sup> C	520
IICCL0	IIC clock select register 0	I <sup>2</sup> C	530
IICCL1	IIC clock select register 1	I²C	530
IICF0	IIC flag register 0	I <sup>2</sup> C	528
IICF1	IIC flag register 1	I <sup>2</sup> C	528
IICIC0	Interrupt control register	INTC	630
IICIC1	Interrupt control register	INTC	630
IICS0	IIC status register 0	I²C	525
IICS1	IIC status register 1	I²C	525
IICX0	IIC function expansion register 0	I <sup>2</sup> C	531
IICX1	IIC function expansion register 1	I <sup>2</sup> C	531
IMR0	Interrupt mask register 0	INTC	631
IMR0H	Interrupt mask register 0H	INTC	631
IMR0L	Interrupt mask register 0L	INTC	631
IMR1	Interrupt mask register 1	INTC	631
IMR1H	Interrupt mask register 1H	INTC	631
IMR1L	Interrupt mask register 1L	INTC	631
IMR2	Interrupt mask register 2	INTC	631
IMR2H	Interrupt mask register 2H	INTC	631

