

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	V850ES
Core Size	32-Bit Single-Core
Speed	20MHz
Connectivity	CSI, EBI/EMI, I ² C, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	66
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd70f3736gk-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5 Pin Configuration (Top View)

80-pin plastic LQFP (fine pitch) (12 \times 12)80-pin plastic LQFP (14 \times 14) μ PD70F3735GK-GAK-AX μ PD70F3735GK-GAK-AX μ PD70F3736GC-GAD-AX



RENESAS

(2) NMI status saving registers (FEPC and FEPSW)

FEPC and FEPSW are used to save the status when a non-maskable interrupt (NMI) occurs.

If an NMI occurs, the contents of the program counter (PC) are saved to FEPC, and those of the program status word (PSW) are saved to FEPSW.

The address of the instruction next to the one of the instruction under execution, except some instructions, is saved to FEPC when an NMI occurs.

The current contents of the PSW are saved to FEPSW.

Because only one set of NMI status saving registers is available, the contents of these registers must be saved by program when multiple interrupts are enabled.

Bits 31 to 26 of FEPC and bits 31 to 8 of FEPSW are reserved for future function expansion (these bits are always fixed to 0).

The value of FEPC is restored to the PC and the value of FEPSW to the PSW by the RETI instruction.



(3) Interrupt source register (ECR)

The interrupt source register (ECR) holds the source of an exception or interrupt if an exception or interrupt occurs. This register holds the exception code of each interrupt source. Because this register is a read-only register, data cannot be written to this register using the LDSR instruction.





3.4.3 Memory map

The areas shown below are reserved in the V850ES/JF3-L.









Figure 4-6. Block Diagram of Type D-2





Figure 7-19. Software Processing Flow in External Trigger Pulse Output Mode (2/2)



(6) TMQ0 option register 0 (TQ0OPT0)

The TQ0OPT0 register is an 8-bit register used to set the capture/compare operation and detect an overflow. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After reset: 00H	R/W	Address:	FFFFF54	5H			
7	6	5	4	3	2	1	<0>
TQ0OPT0 TQ0CCS3	TQ0CCS2	TQ0CCS1	TQ0CCS0	0	0	0	TQ00VF
	1	1	· · · · ·		1		
TQ0CCSm		TQ0CC	CRm registe	r capture/	compare se	election	
0	0 Compare register selected						
1	Capture r	register sele	ected				
The TQ0	CCSm bit	setting is va	alid only in t	ne free-ru	nning timer	mode.	
TQ	OVF		TMQ0 c	verflow d	etection		
Set (1)		Overflow	occurred				
Reset (0)	TQ00VF	bit 0 writter	or TQ0C	TL0.TQ0CI	E bit = 0	
mode. • An inte TQ00V than the • The TC register • The TC to 1 by	rrupt reque /F bit is set e free-runni 200VF bit is r are read v 200VF bit o software.	st signal (II to 1. The I ing timer m s not cleare when the TC can be both Writing 1 ha	NTTQ0OV) INTTQ0OV ode and the ed even whe Q0OVF bit = read and w as no influer	s generat signal is r pulse wid n the TQ0 1. ritten, but ice on the	ed at the sa ot generate th measure OOVF bit or the TQ0OV	ame time ed in mod ement mo the TQ00 VF bit can of TMQ0.	that the les other ode. OPT0 nnot be set
Cautions	 Rewn TQ00 when perfo again Be s m = 0 to 	rite the CTL0.TQ0 n the TQ prmed, clo n. ure to cle 3	TQ0CCS DCE bit = 0CE bit : ear the T(ear bits 1 t	3 to 1 D. (The = 1.) If QOCE bit	Q0CCS0 same val rewriting t to 0 and ".	bits lue can g was ı d then s	when the be written mistakenly et the bits



(e) Generation timing of compare match interrupt request signal (INTTQ0CCk)

The timing of generation of the INTTQ0CCk signal in the external trigger pulse output mode differs from the timing of other INTTQ0CCk signals; the INTTQ0CCk signal is generated when the count value of the 16-bit counter matches the value of the CCRk buffer register.

Count clock		
16-bit counter	Dk - 2 Dk - 1 Dk	D _k + 1 D _k + 2
CCRk buffer register	Dĸ	
TOQ0k pin output		
INTTQ0CCk signal		
Remark k = 1 to	3	

Usually, the INTTQ0CCk signal is generated in synchronization with the next count up after the count value of the 16-bit counter matches the value of the CCRk buffer register.

In the external trigger pulse output mode, however, it is generated one clock earlier. This is because the timing is changed to match the timing of changing the output signal of the TOQ0k pin.





Figure 8-31. Register Setting in Free-Running Timer Mode (2/3)



Figure 10-2. Operation Timing of Watch Timer/Interval Timer

10.4.3 Cautions

Some time is required before the first watch timer interrupt request signal (INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0 bits = 1).







12.2 Configuration

The block diagram of RTO is shown below.



Figure 12-1. Block Diagram of RTO

RTO includes the following hardware.

Table 12-1.	Configuration	of RTO
-------------	---------------	--------

Item	Configuration
Registers	Real-time output buffer registers 0L, 0H (RTBL0, RTBH0)
Control registers	Real-time output port mode register 0 (RTPM0) Real-time output port control register 0 (RTPC0)

(7) Power-fail compare threshold value register (ADA0PFT)

The ADA0PFT register sets the compare value in the power-fail compare mode. This register can be read or written in 8-bit or 1-bit units. Reset sets this register to 00H.

After res	et: 00H	R/W	Address: F	FFFF205H				
	7	6	5	4	3	2	1	0
ADAOPET								
Caution In the	followin	a modes	write da	inta to the		PFT regis	ter while	A/D convers



(2) Operation timing





(1) Operation flow



RENESAS

(2) Operation timing





	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>				
CCn	llCEn		WBEL n	SPIEn	 WTIMn	ACKEn	STTn	SPTn	1			
0.1)	IIOEII				VV I IIVIII	AOREII	5111	5111	J			
-, -,	llCEn			Specifi	cation of I ² Cn	operation er	nable/disable	Э				
	0	Operation	stopped. IIC	Sn register	reset ^{Note 1} . Inte	ernal operatio	on stopped.					
	1	Operation	enabled.									
	Be sure to	set this bit to	this bit to 1 when the SCL0n and SDA0n lines are high level.									
	Condition for	or clearing (I	clearing (IICEn bit = 0) Condition for setting (IICEn bit = 1)									
	Cleared bAfter reserved	y instruction	1		• :	Set by instruc	ction					
	LRELn ^{Note 2}				Exit from	communicat	ions					
	0	Normal o	operation									
		extension The SCL The STT register	n code has b On and SDA n and SPTn are cleared.	een receive On lines are bits and the	d. set to high in MSTSn, EX(npedance. Cn, COIn, TF	Cn, ACKDn	, and STDn I	bits of the IICSn			
	The standb conditions a • After a sto • An addres	y mode follo are met. op condition ss match oc	is detected, i curs or an ex	m communio restart is in r tension code	cations remains in effect until the following communication entry master mode. e is received after the start condition.							
	Condition for	or clearing (l	LRELn bit = 0))	C	ondition for s	etting (LREL	n bit = 1).				
	AutomaticAfter rese	ally cleared: t	after executi	on	• ;	Set by instruc	ction					
	WRELn ^{Note 2}	2			Wait state of	ancellation c	control					
		Wait stat		od								
	0	wan siai	e not cancele	su								
	0 1	Wait stat	e not cancele e canceled.	This setting	is automatic	ally cleared a	fter wait stat	te is cancele	d.			
	0 1 Condition fo	Wait stat Wait stat	e not cancele e canceled. WRELn bit =	This setting 0)	is automatic	ally cleared a ondition for s	fter wait stat etting (WRE	te is cancele Ln bit = 1)	d.			
	0 1 Condition for • Automatio • After rese	Wait stat Wait stat or clearing (\ cally cleared t	e not cancele e canceled. WRELn bit = after executi	This setting 0) on	is automatica	ally cleared a ondition for s Set by instruc	fter wait stat etting (WRE ction	te is cancele Ln bit = 1)	d.			
	0 1 Condition for • Automatio • After reserved Notes 1.	Wait stat Wait stat or clearing (\ cally cleared at The IICSn are reset. This flag's s	e not canceled. wRELn bit = after executi register, IIC signal is inv	This setting 0) on Fn.STCFn alid when	is automatic: Co • 5 and IICFn.I the IICEn b	ally cleared a pondition for s Set by instruct ICBSYn bits t = 0.	fter wait stat etting (WRE ction s, and IICC	te is cancele Ln bit = 1) CLn.CLDn a	d. nd IICCLn.DAD			

RENESAS

(4) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When WTIMn bit = 0 (after restart, address mismatch (= not extension code))												
ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ĀĊK	SP]
-				1	▲2					3		1	Δ4
	▲1: IICS	n registe	er = 000	1X110B									
	▲2: IICS	n registe	er = 000	1X000B									
	▲3: IICS	n registe	er = 000	00X10B									
	Δ 4: IICS	n registe	er = 0000	00001B									
	Rema	rks 1.	▲: Alw ∆: Ge X: dor	vays generat nerated only n't care	ed when S	SPIEn t	bit = 1						
 2. n = 0, 1 <2> When WTIMn bit = 1 (after restart, address mismatch (= not extension code)) 													
	<2> When W	/TIMn k	oit = 1 (after restart	, addre	ss mis	match (= no	t exten	sion co	ode))			
ST	<2> When W AD6 to AD0	/TIMn k R/W	oit = 1 (ACK	after restart	, addre	ss mis	match (= no	t exten	sion co ACK	D7 to D0	ĀĊĶ	SP]
ST	<2> When W AD6 to AD0	/TIMn k R/W	Dit = 1 (after restart D7 to D0 ▲1	, addre	ST	match (= no	t exten R/W	sion co	D7 to D0	ĀĊĸ	SP] 4
ST	<2> When W AD6 to AD0	/TIMn k R/W	Dit = 1 (ACK ACK er = 000	after restart D7 to D0 1 1X110B	, addre	ST	match (= no	t exten	sion co	D7 to D0 ▲3	ĀĊĸ	SP] ∆4
ST	<2> When W AD6 to AD0 1: IICS 2: IICS	/TIMn k R/W n registe	Dit = 1 (ACK er = 000 er = 000	after restart D7 to D0 1 1X110B 1XX00B	ACK	ST	match (= no	t exten	sion co	D7 to D0	ĀĊĸ	SP] 4
ST	<2> When W AD6 to AD0	/TIMn k R/W n registe n registe	bit = 1 (ACK ACK er = 000 er = 000 er = 000	D7 to D0 1 1X110B 1XX00B 00X10B	, addre	ST	match (= no	t exten	Sion co	D7 to D0 ▲3	ĀĊĸ	SP] 4
ST	<2> When W AD6 to AD0 ▲1: IICS ▲2: IICS ▲3: IICS ▲4: IICS	/TIMn k R/W n registe n registe n registe n registe	Dit = 1 (ACK Per = 000 Per = 000 Per = 0000 Per = 0000	after restart D7 to D0 1 1X110B 1XX00B 00X10B 00001B	, addre	ST ST ∎2	Match (= no	t exten	sion co	D7 to D0	ĀĊĸ	SP] 4





Figure 17-23. Example of Slave to Master Communication (When 8-Clock Wait for Master and 9-Clock Wait for Slave Are Selected) (1/3)

(5) Regulator output voltage level control register 0 (REGOVL0)

This register is used to select the low-voltage STOP mode, low-voltage subclock operation mode, or low-voltage sub-IDLE mode. The power consumption can be reduced by lowering the output voltage of the regulator. This register can be read or written only in 8-bit units (accessing it in 1-bit units is prohibited).

Reset sets this register to 00H.

This register must be always written in pairs with the regulator protection register (REGPR).

After res	et: 00H	R/W	Address: F	FFFF332F	1						
	7	6	5	4	3	2	1	0			
REGOVL0	0	0	0	0	0	0	SUBMD	STPMD			
							·				
	SUBMD	SUBMD Output mode selection of regulator in subclock operation mode/sub-IDLE mode									
	0	Subclock	clock operation mode/sub-IDLE mode								
	1	Low-volta	ige subcloc	k operation	mode/low-	voltage su	ub-IDLE mo	de			
									l		
	STPMD	0705	Output n	node select	ion of regu	lator in ST	OP mode				
	0	STOP mo	otop								
	1	Low-volta	ige STOP r	node					l		
 Setting 03H is pr Read operation of The default value correct procedure 	rohibited. of REGO ^V e of the F e ^{Note} , the v	If 03H is /L0 regist REGOVL0 written va	set, the op ter) register i lue is reac	peration is is 00H. A d. The pro	not guara fter a valu cedure fo	anteed. Ie has be r reading	een writter this regist	n to this re er is not re	gister in the		
Note • Transition See 21.6. • Transition See 21.7. • Transition See 21.8.	from nor 1 Settin of subcl 1 Settin of subcl 1 Settin	mal mode g and op ock opera g and op ock opera g and op	$e \rightarrow low-volution stateeration modeeration statetion modeeration state$	bltage ST(tatus. e → low-vo tatus. e → low-vo tatus.	DP mode Itage sub Itage sub	clock ope -IDLE mo	eration mo ode	de			
Caution Be sure low-vol	e to stop tage sub	the mair -IDLE mo	n clock ar ode.	nd PLL wi	nen settir	ng the lo	w-voltage	subclocl	k mode and		



Main Clock Oscillator Characteristics

Resonator	Circuit Example	Parameter	Co	nditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2	Oscillation frequency	Clock through $V_{DD} = 2.2$ to 3.6 \	$V_{DD} = 2.2 \text{ to } 3.6 \text{ V}$	2.5		5	MHz
resonator/		(fx) ^{Note 1}	mode	$V_{DD} = 2.7$ to 3.6 V	2.5		10	MHz
Crystal resonator	r +		V _{DD} = 2.7 to 3.6	6 V in PLL mode	2.5		5	MHz
		Oscillation stabilization	$V_{DD} = 2.2$ to 3.6 released	6 V after reset is	Note 3	Note 4		S
		time ^{Note 2}	After STOP mode is released	$V_{DD} = 2.2$ to 3.6 V in clock through mode	1 ^{Note 5}	Note 6		ms
				V _{DD} = 2.7 to 3.6 V in PLL mode	1 ^{Note 7}	Note 6		ms
			After IDLE2 mode is released	$V_{DD} = 2.2$ to 3.6 V in clock through mode	350 ^{Note 5}	Note 6		μs
				V _{DD} = 2.7 to 3.6 V in PLL mode	800 ^{Note 7}	Note 6		μs

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = AVREF1, VSS = EVSS = AVSS = 0 V)

- Notes 1. The oscillation frequency shown above indicates only oscillator characteristics. Use the V850ES/JF3-L so that the internal operation conditions do not exceed the ratings shown in AC Characteristics and DC Characteristics.
 - 2. Time required from start of oscillation until the resonator stabilizes.
 - 3. The oscillation stabilization time differs depending on the set value of the option byte. For details, see CHAPTER 27 OPTION BYTE.
 - 4. The oscillation stabilization time after reset release is restricted in accordance with the set value of the option byte. For details, see CHAPTER 27 OPTION BYTE.
 - 5. Time required to set up the regulator and flash memory. Secure the setup time using the OSTS register.
 - 6. The value varies depending on the setting of the OSTS register.
 - 7. Time required to set up the regulator, flash memory, and PLL. Secure the setup time using the OSTS register.

Cautions 1. When using the main clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main clock is stopped and the device is operating on the subclock, wait until the oscillation stabilization time has been secured by the program before switching back to the main clock.

D/A Converter

 $(T_A = -40 \text{ to } +85^{\circ}C, V_{DD} = EV_{DD} = AV_{REF0} = AV_{REF1}, V_{SS} = EV_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error		R = 2 MΩ			±1.2	%FSR
Settling time		C = 20 pF			3	μS
Output resistor	Ro	Output data 55H		6.42		kΩ
Reference voltage	AV _{REF1}		2.7		3.6	V
AVREF1 currentNote 2	AIREF1	D/A conversion operating		1	2.5	mA
		D/A conversion stopped			5	μA

Note Value of 1 channel of D/A converter

Remark R is the output pin load resistance and C is the output pin load capacitance.

LVI Circuit Characteristics

(TA = -40 to +85°C, VDD = EVDD = AVREF0 = AVREF1 = 2.2 to 3.6 V, Vss = EVss = AVss = 0 V, CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		2.7	2.8	2.9	V
	VLVI1		2.2	2.3	2.4	V
Response time ^{Note}	tld	After V _{DD} reaches V _{LVI0} /V _{LVI1} (MAX.), or after V _{DD} has dropped to V _{LVI0} /V _{LVI1} (MIN.)		0.2	2.0	ms
Minimum pulse width	t∟w	VDD = VLVI0/VLVI1 (MIN.)	0.2			ms
Reference voltage stabilization wait time	t lwait	After V _{DD} reaches V _{LVI0} or V _{LVI1} (MAX.)		0.1	0.2	ms

Note Time required to detect the detection voltage and output an interrupt or reset signal.

