



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	30MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	14
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc811m001fdh16fp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AVY D

- Multiple-channel multi-rate timer (MRT) for repetitive interrupt generation at up to four programmable, fixed rates.
- Self Wake-up Timer (WKT) clocked from either the IRC or a low-power, low-frequency internal oscillator.
- ♦ CRC engine.
- Windowed Watchdog timer (WWDT).
- Analog peripherals:
 - Comparator with external voltage reference with pin functions assigned or enabled through the switch matrix.
- Serial interfaces:
 - ◆ Three USART interfaces with pin functions assigned through the switch matrix.
 - Two SPI controllers with pin functions assigned through the switch matrix.
 - One I²C-bus interface with pin functions assigned through the switch matrix.
- Clock generation:
 - 12 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a system clock.
 - Crystal oscillator with an operating range of 1 MHz to 25 MHz.
 - ◆ Programmable watchdog oscillator with a frequency range of 9.4 kHz to 2.3 MHz.
 - ◆ 10 kHz low-power oscillator for the WKT.
 - PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator, the external clock input CLKIN, or the internal RC oscillator.
 - Clock output function with divider that can reflect the crystal oscillator, the main clock, the IRC, or the watchdog oscillator.
- Power control:
 - ◆ Integrated PMU (Power Management Unit) to minimize power consumption.
 - Reduced power modes: Sleep mode, Deep-sleep mode, Power-down mode, and Deep power-down mode.
 - Power-On Reset (POR).
 - Brownout detect.
- Unique device serial number for identification.
- Single power supply.
- Available as SO20 package, TSSOP20 package, TSSOP16, and DIP8 package.

3. Applications

- 8/16-bit applications
- Consumer
- Climate control

- Lighting
- Motor control
- Fire and security applications

Pinning information 6.

6.1 Pinning







- Program the input glitch filter with different filter constants using one of the IOCON divided clock signals (IOCONCLKCDIV, see <u>Figure 9 "LPC81xM clock generation</u>"). You can also bypass the glitch filter.
- Invert the input signal.
- Hysteresis can be enabled or disabled.
- For pins PIO0_10 and PIO0_11, select the I2C-mode and output driver for standard digital operation, for I2C standard and fast modes, or for I2C Fast mode+.
- On mixed digital/analog pins, enable the analog input mode. Enabling the analog mode disconnects the digital functionality.

Remark: The functionality of each I/O pin is flexible and is determined entirely through the switch matrix. See <u>Section 7.9</u> for details.

7.8.1 Standard I/O pad configuration

Figure 7 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver with configurable open-drain output
- Digital input: Weak pull-up resistor (PMOS device) enabled/disabled
- Digital input: Weak pull-down resistor (NMOS device) enabled/disabled
- Digital input: Repeater mode enabled/disabled
- Digital input: Input glitch filter selectable on all pins
- Analog input



7.9 Switch Matrix (SWM)

The switch matrix controls the function of each digital or mixed analog/digital pin in a highly flexible way by allowing to connect many functions like the USART, SPI, SCT, and I2C functions to any pin that is not power or ground. These functions are called movable functions and are listed in <u>Table 4</u>.

Functions that need specialized pads like the oscillator pins XTALIN and XTALOUT can be enabled or disabled through the switch matrix. These functions are called fixed-pin functions and cannot move to other pins. The fixed-pin functions are listed in <u>Table 3</u>. If a fixed-pin function is disabled, any other movable function can be assigned to this pin.

7.10 Fast General-Purpose parallel I/O (GPIO)

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs can be set or cleared in one write operation.

LPC81xM use accelerated GPIO functions:

 GPIO registers are located on the ARM Cortex M0+ IO bus for fastest possible single-cycle I/O timing.

DRAK DRAK

7.13.1 Features

- Maximum data rates of 30 Mbit/s in slave and master mode for SPI functions connected to all digital pins except PIO0_10 and PIO0_11.
- Data frames of 1 to 16 bits supported directly. Larger frames supported by software
- Master and slave operation.
- Data can be transmitted to a slave without the need to read incoming data. This can be useful while setting up an SPI memory.
- Control information can optionally be written along with data. This allows very versatile operation, including "any length" frames.
- One Slave Select input/output with selectable polarity and flexible usage.

Remark: Texas Instruments SSI and National Microwire modes are not supported.

7.14 I2C-bus interface

The I²C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C is a multi-master bus and can be controlled by more than one bus master connected to it.

The I2C-bus functions are movable functions and can be assigned through the switch matrix to any pin. However, only the true open-drain PIO0_10 and PIO0_11 provide the electrical characteristics to support the full I2C-bus specification (see <u>Ref. 1</u>).

7.14.1 Features

- Supports standard and fast mode with data rates of up to 400 kbit/s.
- Independent Master, Slave, and Monitor functions.
- Supports both Multi-master and Multi-master with Slave functions.
- Multiple I²C slave addresses supported in hardware.
- One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I²C bus addresses.
- 10-bit addressing supported with software assist.
- Supports SMBus.
- Supported by on-chip ROM API.
- If the I2C functions are connected to the true open-drain pins (PIO0_10 and PIO0_11), the I2C supports the full I2C-bus specification:
 - Fail-safe operation: When the power to an I²C-bus device is switched off, the SDA and SCL pins connected to the I²C-bus are floating and do not disturb the bus.
 - Supports Fast-mode Plus with bit rates up to 1 Mbit/s.

7.15 State-Configurable Timer (SCT)

IN OPA The state configurable timer can perform basic 16-bit and 32-bit timer/counter functions with match outputs and external and internal capture inputs. In addition, the SCT can employ up to two different programmable states, which can change under the control of events, to provide complex timing patterns.

All inputs and outputs of the SCT are movable functions and are assigned to pins through the switch matrix.

7.15.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counters clocked by bus clock or selected input.
- Up counters or up-down counters.
- State variable allows sequencing across multiple counter cycles.
- The following conditions define an event: a counter match condition, an input (or output) condition, a combination of a match and/or and input/output condition in a specified state, and the count direction.
- Events control outputs, interrupts, and the SCT states.
 - Match register 0 can be used as an automatic limit.
 - In bi-directional mode, events can be enabled based on the count direction.
 - Match events can be held until another qualifying event occurs.
- Selected events can limit, halt, start, or stop a counter.
- Supports:
 - 4 inputs
 - 4 outputs
 - 5 match/capture registers
 - 6 events
 - 2 states

7.16 Multi-Rate Timer (MRT)

The Multi-Rate Timer (MRT) provides a repetitive interrupt timer with four channels. Each channel can be programmed with an independent time interval, and each channel operates independently from the other channels.

7.16.1 Features

- 24-bit interrupt timer
- Four channels independently counting down from individually set values
- Repeat and one-shot interrupt modes

7.17 Windowed WatchDog Timer (WWDT)

The watchdog timer resets the controller if software fails to periodically service it within a programmable time window.

7.22 Emulation and debugging

. DRAS Debug functions are integrated into the ARM Cortex-M0+. Serial wire debug functions are supported in addition to a standard JTAC boundary scan. The ARM Cortex-M0+ is supported in addition to a standard JTAG boundary scan. The ARM Cortex-M0+ is configured to support up to four breakpoints and two watch points.

The Micro Trace Buffer is implemented on the LPC81xM.

The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the ARM SWD debug (\overline{RESET} = HIGH). The ARM SWD debug port is disabled while the LPC81xM is in reset. The JTAG boundary scan pins are selected by hardware when the part is in boundary scan mode on pins PIO0 0 to PIO0 3 (see Table 3).

To perform boundary scan testing, follow these steps:

- 1. Erase any user code residing in flash.
- 2. Power up the part with the $\overline{\text{RESET}}$ pin pulled HIGH externally.
- 3. Wait for at least 250 µs.
- 4. Pull the RESET pin LOW externally.
- 5. Perform boundary scan operations.
- 6. Once the boundary scan operations are completed, assert the TRST pin to enable the SWD debug mode, and release the RESET pin (pull HIGH).

Remark: The JTAG interface cannot be used for debug purposes.

Limiting values 8.

PC8. + microcontrolle. Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134).[1] Conditions Min Symbol Parameter Max supply voltage (core and external rail) [2] -0.5 +4.6 V_{DD} [3] -0.5 Vı 5 V tolerant I/O V input voltage +5.5pins; only valid when the V_{DD} supply voltage is present 5 V open-drain pins [4] -0.5 +5.5V PIO0 10 and PIO0_11 3 V tolerant I/O pin ^[5] -0.5 V +3.6PIO0_6 VIA analog input voltage [6] -0.5 V 4.6 V [7] V_{i(xtal)} [2] -0.5 V crystal input voltage +2.5100 I_{DD} supply current per supply pin mΑ 100 ground current per ground pin mΑ ISS _ I/O latch-up current $-(0.5V_{DD}) < V_{I} <$ _ 100 mΑ llatch (1.5V_{DD}); T_i < 125 °C [8] -65 +150°C non-operating T_{stg} storage temperature maximum junction temperature 150 °C T_{j(max)} W total power dissipation (per package) based on package <tbd> P_{tot(pack)} _ heat transfer. not device power consumption [9] _ V VESD electrostatic discharge voltage human body <tbd> model; all pins

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

c) The limiting values are stress ratings only and operating the part at these values is not recommended and proper operation is not guaranteed. The conditions for functional operation are specified in Table 9.

Maximum/minimum voltage above the maximum operating voltage (see Table 9) and below ground that can be applied for a short time [2] (< 10 ms) to a device without leading to irrecoverable failure. Failure includes the loss of reliability and shorter lifetime of the device.

[3] Including voltage on outputs in tri-state mode. Does not apply to pin PIO0_6.

[4] V_{DD} present or not present. Compliant with the I²C-bus standard. 5.5 V can be applied to this pin when V_{DD} is powered down.

V_{DD} present or not present. [5]

If the comparator is configured with the common mode input V_{IC} = V_{DD}, the other comparator input can be up to 0.2 V above or below [6] V_{DD} without affecting the hysteresis range of the comparator function.

It is recommended to connect an overvoltage protection diode between the analog input pin and the voltage supply pin. [7]

PC81xⅣ











PC81xM



10.2 CoreMark data















- [8] The maximum t_{HD;DAT} could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of t_{VD;DAT} or t_{VD;ACK} by a transition time (see UM10204). This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
- [9] t_{SU;DAT} is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.
- [10] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system but the requirement $t_{SU;DAT} = 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{r(max)} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-mode I²C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



11.7 SPI interfaces

The maximum data bit rate is 30 Mbit/s in slave and master modes.

Remark: SPI functions can be assigned to all digital pins. The characteristics are valid for all digital pins except the open-drain pins PIO0_10 and PIO0_11.

Table 18. Dynamic characteristics of SPI pins

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
SPI maste	r (in SPI mode)						
T _{cy(clk)}	clock cycle time	full-duplex mode	[1]	<tbd></tbd>	-	-	ns
		when only transmitting	[1]	<tbd></tbd>			ns
t _{DS}	data set-up time	in SPI mode		<tbd></tbd>	-	-	ns
		$2.4~V \leq V_{DD} \leq 3.6~V$					
		$2.0~V \leq V_{DD} < 2.4~V$		<tbd></tbd>			ns
		$1.8~V \leq V_{DD}$ < 2.0 V		<tbd></tbd>	-	-	ns
t _{DH}	data hold time	in SPI mode		<tbd></tbd>	-	-	ns
t _{v(Q)}	data output valid time	in SPI mode		-	-	<tbd></tbd>	ns
t _{h(Q)}	data output hold time	in SPI mode		<tbd></tbd>	-	-	ns



11.8 USART interface

The maximum USART bit rate is 1.875 Mbit/s in asynchronous mode and 30 Mbit/s in synchronous mode slave and master mode.

Remark: USART functions can be assigned to all digital pins. The characteristics are valid for all digital pins except the open-drain pins PIO0_10 and PIO0_11.

Table 19. Dynamic characteristics: USART interface in synchronous master mode

Symbol	Paramotor	Conditions	Min	Typ	M
$I_{amb} = -40$	C to 85 °C;	$1.8 V \le V_{DD} \le 3.6 V; C_L = pF. S$	Simulated va	alues.	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{cy(clk)}	clock cycle time	on pins Ux_SCLK	-	<tbd></tbd>	-	μS
output						
t _{v(Q)}	data output valid time	on pin Ux_TXD	-	<tbd></tbd>	-	ns

....

12. Analog characteristics

12.1 BOD

tors				ORANDRA DRANDRA	_PC	81xN
			32-bit AR	M Cortex-M)+ micro	controlle
racter	istics				Op A	000 A
BOD						OPAN,
Table 20. T _{amb} = 25	BOD static chara °C.	cteristics ^[1]				0,
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{th}	threshold voltage	interrupt level 1				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		interrupt level 2				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		interrupt level 3				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 0				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 1				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 2				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 3				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL.

12.2 POR

Table 21. POR static characteristics

 $T_{amb} = 25 \circ C.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{th}		V _{DD} rising <tbd></tbd>				
		V _{DD} falling <tbd></tbd>	-	<tbd></tbd>	-	V

32-bit ARM Cortex-M0+ microcontroller RAFT DRA

PC81xM

14. Package outline



Fig 32. Package outline SOT097-2 (DIP8)

15. Soldering



16. Abbreviations

tors		LPC81xM
	32	-bit ARM Cortex-M0+ microcontroller
ons		ORALT ORALT ORAL
Table 28.	Abbreviations	The second se
Acronym	Description	
AHB	Advanced High-performance Bus	10
APB	Advanced Peripheral Bus	
BOD	BrownOut Detection	
GPIO	General-Purpose Input/Output	
PLL	Phase-Locked Loop	
RC	Resistor-Capacitor	
SPI	Serial Peripheral Interface	
SMBus	System Management Bus	
TEM	Transverse ElectroMagnetic	
UART	Universal Asynchronous Receiver/Tr	ransmitter

17. References

I2C-bus specification UM10204. [1]

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

20. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com