# E·XFL



### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

2 0 0 0 0	
Product Status	Obsolete
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	30MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	18
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-50
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc812m101fd20fp


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



DRAKT D

### 5. **Block diagram**



**PC81xM** 

Table 3. F	Pin descri	iption t	able	(fixe	d pi	ns)		Description	
Symbol		SO20/ TSSOP20	TSSOP16	DIP8		Туре	Reset state [1]	Description	00
PIO0_4/WAI	KEUP/	5	4	2	[6]	I/O	I; PU	PIO0_4 — General purpose digital input/output pin.	AX.
TRST								In ISP mode, this is the USART0 transmit pin U0_TXD. In boundary scan mode: TRST (Test Reset).	
								This pin triggers a wake-up from Deep power-down mode. If you need to wake up from Deep power-down mode via an external pin, do not assign any movable function to this pin. Pull this pin HIGH externally to enter Deep power-down mode. Pull this pin LOW to exit Deep power-down mode. A LOW-going pulse as short as 50 ns wakes up the part.	
RESET/PIO	0_5	4	3	1	<u>[4]</u>	I/O	I; PU	<b>RESET</b> — External reset input: A LOW-going pulse as short as 50 ns on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.	
						I	-	PIO0_5 — General purpose digital input/output pin.	
PIO0_6/VDD	CMP	18	15	-	[9]	I/O	I; PU	PIO0_6 — General purpose digital input/output pin.	_
						AI	-	<b>VDDCMP</b> — Alternate reference voltage for the analog comparator.	
PIO0_7		17	14	-	[2]	I/O	I; PU	PIO0_7 — General purpose digital input/output pin.	
PIO0_8/XTA	LIN	14	11	-	[8]	I/O	I; PU	PIO0_8 — General purpose digital input/output pin.	-
						I	-	<b>XTALIN</b> — Input to the oscillator circuit and internal clock generator circuits. Input voltage must not exceed 1.95 V.	
PIO0_9/XTA	LOUT	13	10	-	[8]	I/O	I; PU	PIO0_9 — General purpose digital input/output pin.	
						0	-	<b>XTALOUT</b> — Output from the oscillator circuit.	-
PIO0_10		9	8	-	[3]	I	IA	<b>PIO0_10</b> — General purpose digital input/output pin. Assign I2C functions to this pin when true open-drain pins are needed for a signal compliant with the full I2C specification.	_
PIO0_11		8	7	-	[3]	I	IA	<b>PIO0_11</b> — General purpose digital input/output pin. Assign I2C functions to this pin when true open-drain pins are needed for a signal compliant with the full I2C specification.	
PIO0_12		3	2	-	[2]	I/O	I; PU	PIO0_12 — General purpose digital input/output pin.	_
PIO0_13		2	1	-	[2]	I/O	I; PU	PIO0_13 — General purpose digital input/output pin.	-
PIO0_14		20	-	-	[7]	I/O	I; PU	PIO0_14 — General purpose digital input/output pin.	-
PIO0_15		11	-	-	[7]	I/O	I; PU	PIO0_15 — General purpose digital input/output pin.	-
PIO0_16		10	-	-	[7]	I/O	I; PU	PIO0_16 — General purpose digital input/output pin.	-
PIO0_17		1	-	-	[7]	I/O	I; PU	PIO0_17 — General purpose digital input/output pin.	-
V <sub>DD</sub>		15	12	6		-	-	3.3 V supply voltage.	-
V <sub>SS</sub>		16	13	7			-	Ground.	

[1] Pin state at reset for default function: I = Input; AI = Analog Input; O = Output; PU = internal pull-up enabled (pins pulled up to full V<sub>DD</sub> level ); IA = inactive, no pull-up/down enabled.

[2] 5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis; includes high-current output driver.

[3] True open-drain pin. I<sup>2</sup>C-bus pins compliant with the I<sup>2</sup>C-bus specification for I<sup>2</sup>C standard mode, I<sup>2</sup>C Fast-mode, and I<sup>2</sup>C Fast-mode Plus. Do not use this pad for high-speed applications such as SPI or USART.

Up to eight pins, regardless of the selected function, can be programmed to generate an interrupt on a level, a rising or falling edge, or both. The interrupt generating pins can be selected from all digital or mixed digital/analog pins. The pin interrupt/pattern match block controls the edge or level detection mechanism.

### 7.6 System tick timer

The ARM Cortex-M0+ includes a 24-bit system tick timer (SysTick) that is intended to generate a dedicated SysTick exception at a fixed time interval (typically 10 ms).

### 7.7 Memory map

The LPC81xM incorporates several distinct memory regions. <u>Figure 6</u> shows the overall map of the entire address space from the user program viewpoint following reset. The interrupt vector area supports address remapping.

The ARM private peripheral bus includes the ARM core registers for controlling the NVIC, the system tick timer (SysTick), and the reduced power modes.

# 32-bit ARM Cortex-M0+ microcontroller DRAKT OF

			. —	APB peripherals	0x4008 0000
1.05	LPC81xM				0x4008 0000 0x4007 0000 0x4006 C000
4 GB		0xFFFF FFFF		31 - 28 reserved	0
Î	reserved	0xE010 0000			0×4007 0000
	private peripheral bus	0xE000 0000	27	USART2	0,4007 0000
			26	+	0x4006 C000
Î	reserved			OSARTI	0x4006 8000
		0xA000 8000	25	:	0x4006 4000
	pin interrupts/pattern match	0xA000 4000	24		0x4006 0000
	GPIO	0xA000 0000	23		0x4005 C000
4	reserved		22	1	0x4005 8000
	SCT	0x5000 8000	21	:	0x4005 4000
		0x5000 4000	20		0x4005 0000
	CRC	0x5000 0000	19	reserved	0x4004 C000
			18	1	0x4004 8000
Ĩ	reserved	0x4008 0000	17	1	0x4004 4000
1.00	APB peripherals	0x4000 0000	16		0x4004 0000
1 GB		0,4000 0000	15 14		0x4003 C000
	reserved		14	10001100	0x4003 8000
0.5 GB		0x2000 0000	10	-	0x4003 4000
	reserved	0x1FFF 2000	12	l	0x4003 0000
	8 kB boot ROM	0x1FFF 0000	10	1 10001104	0x4002 C000
	reserved		9		0x4002 8000
		0x1400 1000	8	1	0x4002 4000 0x4002 0000
	4 kB MTB	0x1400 0000	7	reserved	0x4001 C000
	reserved		6	reserved	0x4001 8000
	4 kB SRAM (LPC812)	0x1000 1000	5	reserved	0x4001 4000
-	2 kB SRAM (LPC812)	0x1000 0800	4	reserved	0x4001 0000
	1 kB SRAM (LPC810)	0x1000 0400	3	switch matrix	0x4000 C000
		0x1000 0000	2	self wake-up timer	0x4000 8000
	reserved		1	MRT	0x4000 4000
$\vdash$	16 kB on-chip flash (LPC812)	0x0000 4000	0	WWDT	0x4000 0000
	8 kB on-chip flash (LPC811)	0x0000 2000		0x0000 (	0000
0 GB	4 kB on-chip flash (LPC810)	0x0000 1000 0x0000 0000	active int	errupt vectors 0x0000 0	0000

### 7.8 I/O configuration

The IOCON block controls the configuration of the I/O pins. Each digital or mixed digital/analog pin with the PIO0\_n designator (except the true open-drain pins PIO0\_10 and PIO0\_11) in Table 3 can be configured as follows:

- Enable or disable the weak internal pull-up and pull-down resistors.
- Select a pseudo open-drain mode. The input cannot be pulled up above V<sub>DD</sub>. •

© NXP B.V. 2012. All rights reserved.

DRAK DRAK

### 7.13.1 Features

- Maximum data rates of 30 Mbit/s in slave and master mode for SPI functions connected to all digital pins except PIO0\_10 and PIO0\_11.
- Data frames of 1 to 16 bits supported directly. Larger frames supported by software
- Master and slave operation.
- Data can be transmitted to a slave without the need to read incoming data. This can be useful while setting up an SPI memory.
- Control information can optionally be written along with data. This allows very versatile operation, including "any length" frames.
- One Slave Select input/output with selectable polarity and flexible usage.

Remark: Texas Instruments SSI and National Microwire modes are not supported.

### 7.14 I2C-bus interface

The I<sup>2</sup>C-bus is bidirectional for inter-IC control using only two wires: a serial clock line (SCL) and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C is a multi-master bus and can be controlled by more than one bus master connected to it.

The I2C-bus functions are movable functions and can be assigned through the switch matrix to any pin. However, only the true open-drain PIO0\_10 and PIO0\_11 provide the electrical characteristics to support the full I2C-bus specification (see <u>Ref. 1</u>).

### 7.14.1 Features

- Supports standard and fast mode with data rates of up to 400 kbit/s.
- Independent Master, Slave, and Monitor functions.
- Supports both Multi-master and Multi-master with Slave functions.
- Multiple I<sup>2</sup>C slave addresses supported in hardware.
- One slave address can be selectively qualified with a bit mask or an address range in order to respond to multiple I<sup>2</sup>C bus addresses.
- 10-bit addressing supported with software assist.
- Supports SMBus.
- Supported by on-chip ROM API.
- If the I2C functions are connected to the true open-drain pins (PIO0\_10 and PIO0\_11), the I2C supports the full I2C-bus specification:
  - Fail-safe operation: When the power to an I<sup>2</sup>C-bus device is switched off, the SDA and SCL pins connected to the I<sup>2</sup>C-bus are floating and do not disturb the bus.
  - Supports Fast-mode Plus with bit rates up to 1 Mbit/s.

## 7.15 State-Configurable Timer (SCT)

IN OPA The state configurable timer can perform basic 16-bit and 32-bit timer/counter functions with match outputs and external and internal capture inputs. In addition, the SCT can employ up to two different programmable states, which can change under the control of events, to provide complex timing patterns.

All inputs and outputs of the SCT are movable functions and are assigned to pins through the switch matrix.

### 7.15.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counters clocked by bus clock or selected input.
- Up counters or up-down counters.
- State variable allows sequencing across multiple counter cycles.
- The following conditions define an event: a counter match condition, an input (or output) condition, a combination of a match and/or and input/output condition in a specified state, and the count direction.
- Events control outputs, interrupts, and the SCT states.
  - Match register 0 can be used as an automatic limit.
  - In bi-directional mode, events can be enabled based on the count direction.
  - Match events can be held until another qualifying event occurs.
- Selected events can limit, halt, start, or stop a counter.
- Supports:
  - 4 inputs
  - 4 outputs
  - 5 match/capture registers
  - 6 events
  - 2 states

### 7.16 Multi-Rate Timer (MRT)

The Multi-Rate Timer (MRT) provides a repetitive interrupt timer with four channels. Each channel can be programmed with an independent time interval, and each channel operates independently from the other channels.

### 7.16.1 Features

- 24-bit interrupt timer
- Four channels independently counting down from individually set values
- Repeat and one-shot interrupt modes

### 7.17 Windowed WatchDog Timer (WWDT)

The watchdog timer resets the controller if software fails to periodically service it within a programmable time window.

AV.

### 7.17.1 Features

- CRAFTORATIONAL DRAFTORATIONAL nut ORALI Internally resets chip if not periodically reloaded during the programmable time-out period.
- · Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from  $(T_{cv(WDCLK)} \times 256 \times 4)$  to  $(T_{cv(WDCLK)} \times 2^{24} \times 4)$  in multiples of  $T_{cv(WDCLK)} \times 4$ .
- The Watchdog Clock (WDCLK) source can be selected from the internal RC oscillator (IRC), or the dedicated watchdog oscillator (WDOsc). This gives a wide range of potential timing choices of watchdog operation under different power conditions.

### 7.18 Self Wake-up Timer (WKT)

The self wake-up timer is a 32-bit, loadable down-counter. Writing any non-zero value to this timer automatically enables the counter and launches a count-down sequence. When the counter is used as a wake-up timer, this write can occur just prior to entering a reduced power mode.

### 7.18.1 Features

- 32-bit loadable down-counter. Counter starts automatically when a count value is loaded. Time-out generates an interrupt/wake up request.
- The WKT resides in a separate, always-on power domain.
- The WKT supports two clock sources. One clock source originates from the always-on power domain.
- The WKT can be used for waking up the part from any reduced power mode, including Deep power-down mode, or for general-purpose timing.

### 7.19 Analog comparator (ACMP)


The analog comparator with selectable hysteresis can compare voltage levels on external pins and internal voltages.

After power-up and after switching the input channels of the comparator, the output of the voltage ladder must be allowed to settle to its stable value before it can be used as a comparator reference input. Settling times are given in Table 23.

The analog comparator output is a movable function and is assigned to a pin through the switch matrix. The comparator inputs and the voltage reference are enabled or disabled on pins PIO0\_0 and PIO0\_1 through the switch matrix.

DP3AT





### Crystal and internal oscillators 7.20.1

The LPC81xM include four independent oscillators:


- 1. The crystal oscillator (SysOsc) operating at frequencies between 1 MHz and 25 MHz.
- 2. The internal RC Oscillator (IRC) with a fixed frequency of 12 MHz, trimmed to 1% accuracy.
- 3. The internal low-power, low-frequency Oscillator with a nominal frequency of 10 kHz with 40% accuracy for use with the self wake-up timer.
- 4. The dedicated Watchdog Oscillator (WDOsc) with a programmable nominal frequency between 9.4 kHz and 2.3 MHz with 40% accuracy.

All information provided in this document is subject to legal disclaimers.

### **NXP Semiconductors**

# נרכישים בערכים בער בערכים בער

- [9] All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.
- [10] WAKEUP pin pulled HIGH externally.
- [11] Low-current mode PWR\_LOW\_CURRENT selected when running the set\_power routine in the power profiles.
- [12] Including voltage on outputs in 3-state mode.
- [13]  $V_{DD}$  supply voltage must be present.
- [14] 3-state outputs go into 3-state mode in Deep power-down mode.
- [15] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
- [16] To V<sub>SS</sub>.





PC81xM


### **10.1** Power consumption


Power consumption Power measurements in Active, Sleep, and Deep-sleep modes were performed under the following conditions):

- Write 0 to all GPIO DATA register to drive the outputs LOW.









### 11.4 Internal oscillators


### Table 13. Dynamic characteristic: internal oscillators

$T_{amb} = -40 \circ C$ to +85 $\circ C_{s}$	$2.7 V \le V_{DD} \le 3.6 V.$
--	-------------------------------

Symbol	Parameter	Conditions	Min	Typ <u>[2]</u>	Max	Unit
$f_{\text{osc}(\text{RC})}$	internal RC oscillator frequency	-	11.88	12	12.12	MHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.




### 11.6 I<sup>2</sup>C-bus

ors			32-bit A	RM Cortex-M		
<sup>2</sup> C-bus					AVI DE	Unit
<b>Γable 17.</b> Γ <sub>amb</sub> = −40	<b>Dynamic charac</b> °C <i>to</i> +85 °C.[2]	teristic: l <sup>2</sup>	<sup>2</sup> C-bus pins <sup>[1]</sup>		ł	- DRAN
Symbol	Parameter		Conditions	Min	Max	Unit
SCL	SCL clock		Standard-mode	0	100	kHz
	frequency		Fast-mode	0	400	kHz
			Fast-mode Plus; on pins PIO0_10 and PIO0_11	0	1	MHz
t <sub>f</sub>	fall time	[4][5][6][7]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
			Fast-mode	$20 \textbf{+} 0.1 \times C_b$	300	ns
			Fast-mode Plus; on pins PIO0_10 and PIO0_11	-	120	ns
tLOW	LOW period of		Standard-mode	4.7	-	μS
	the SCL clock		Fast-mode	1.3	-	μS
			Fast-mode Plus; on pins PIO0_10 and PIO0_11	0.5	-	μs
HIGH	HIGH period of		Standard-mode	4.0	-	μS
	the SCL clock		Fast-mode	0.6	-	μS
			Fast-mode Plus; on pins PIO0_10 and PIO0_11	0.26	-	μS
HD;DAT	data hold time	[3][4][8]	Standard-mode	0	-	μS
		Fast-mode	0	-	μS	
			Fast-mode Plus; on pins PIO0_10 and PIO0_11	0	-	μs
SU;DAT	data set-up	[9][10]	Standard-mode	250	-	ns
	time		Fast-mode	100	-	ns
			Fast-mode Plus; on pins PIO0_10 and PIO0_11	50	-	ns

[1] See the I<sup>2</sup>C-bus specification UM10204 for details.

[2] Parameters are valid over operating temperature range unless otherwise specified.

- t<sub>HD:DAT</sub> is the data hold time that is measured from the falling edge of SCL; applies to data in transmission [3] and the acknowledge.
- [4] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- [5]  $C_b = \text{total capacitance of one bus line in pF.}$
- [6] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tr is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tr.
- In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors [7] are used, designers should allow for this when considering bus timing.



### 11.8 USART interface

The maximum USART bit rate is 1.875 Mbit/s in asynchronous mode and 30 Mbit/s in synchronous mode slave and master mode.

**Remark:** USART functions can be assigned to all digital pins. The characteristics are valid for all digital pins except the open-drain pins PIO0\_10 and PIO0\_11.

### Table 19. Dynamic characteristics: USART interface in synchronous master mode

$I_{amb} = -40$	0 ℃ to 85 ℃;	1.8 $V \le V_{DD} \le 3.6 V$ ; $C_L =  pF. S$	<tbd> pF. Simulated values.</tbd>			
Symbol	Parameter	Conditions	Min	Tvn	Ma	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>cy(clk)</sub>	clock cycle time	on pins Ux_SCLK	-	<tbd></tbd>	-	μs
output						
t <sub>v(Q)</sub>	data output valid time	on pin Ux_TXD	-	<tbd></tbd>	-	ns

....

## 12. Analog characteristics

### 12.1 BOD

ors			DRAFT DRA		31×N	
			32-bit AR	M Cortex-M	0+ micro	controll
racter	istics			M Cortex-M	RAKTORA	RACTORA
BOD						ORANY
<b>Fable 20.</b> T <sub>amb</sub> = 25	BOD static chara					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>th</sub>	threshold voltage	interrupt level 1				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		interrupt level 2				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		interrupt level 3				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 0				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 1				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 2				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V
		reset level 3				
		assertion	-	<tbd></tbd>	-	V
		de-assertion	-	<tbd></tbd>	-	V

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL.


### 12.2 POR

### Table 21. POR static characteristics

 $T_{amb} = 25 \circ C.$ 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>th</sub>		V <sub>DD</sub> rising <tbd></tbd>				
		V <sub>DD</sub> falling <tbd></tbd>	-	<tbd></tbd>	-	V

LPC81xM



### Fig 33. Package outline SOT403-1 (TSSOP16)

LPC81xM



### Fig 35. Package outline SOT360-1 (TSSOP20)



# 18. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
LPC81xM v.1	<tbd></tbd>	Objective data sheet	-	-	T. A.
		<u> </u>			^^

LPC81xM

## 19. Legal information

### 19.1 Data sheet status

NAF Semicondud	1015	
		32-bit ARM Cortex-M0+ microcontroller
		RALL RALL RALL
19. Legal infor	mation	ORA ORA ON
19.1 Data sheet	status	AND
Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

[2] The term 'short data sheet' is explained in section "Definitions".

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status [3] information is available on the Internet at URL http://www.nxp.com.

### Definitions 19.2

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 19.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.



### 21. Contents

1	General description 1
2	Features and benefits 1
3	Applications 2
4	Ordering information 2
4.1	Ordering options
5	Block diagram 4
6	Pinning information 5
6.1	Pinning
6.2	Pin description 7
7	Functional description 11
7.1	ARM Cortex-M0+ core 11
7.2	On-chip flash program memory 11
7.3	On-chip SRAM 11
7.4 7.5	On-chip ROM
7.5 7.5.1	Nested Vectored Interrupt Controller (NVIC)         11           Features         11
7.5.2	Interrupt sources
7.6	System tick timer
7.7	Memory map
7.8	I/O configuration
7.8.1	Standard I/O pad configuration 14
7.9	Switch Matrix (SWM) 15
7.10	Fast General-Purpose parallel I/O (GPIO) 15
7.10.1	Features
7.11	Pin interrupt/pattern match engine
7.11.1 7.12	Features
7.12.1	Features
7.13	SPI0/1
7.13.1	Features
7.14	I2C-bus interface 18
7.14.1	Features
7.15	State-Configurable Timer (SCT) 19
7.15.1	Features
7.16	Multi-Rate Timer (MRT) 19
7.16.1 7.17	Features       19         Windowed WatchDog Timer (WWDT)       19
7.17.1	Features
7.18	Self Wake-up Timer (WKT)
7.18.1	Features
7.19	Analog comparator (ACMP)
7.19.1	Features
7.20	Clocking and power control
7.20.1	Crystal and internal oscillators 22
7.20.1.1	Internal RC Oscillator (IRC) 23
7.20.1.2	Crystal Oscillator (SysOsc) 23

	LPC81x	M	
32-bit ARM Cortex-M0+ microcontroller			
	ORACT DRACT DR	ORAL ORAL	
7.20.1.3	Internal Law Fraguenay Oppillator (LEOppi an		
7.20.1.3	Internal Low-Frequency Oscillator (LFOsc) an Watchdog Oscillator (WDOsc)		
7.20.2	Clock input	23	
7.20.3	System PLL	23	
7.20.4	Clock output.	24	
7.20.5	Wake-up process	24	
7.20.6	Power control	24	
7.20.6.1	Power profiles	24	
7.20.6.2	Sleep mode	24	
7.20.6.3	Deep-sleep mode	25	
7.20.6.4		25	
7.20.6.5		25	
7.21	System control	26	
7.21.1	Reset	26	
7.21.2	Brownout detection	26	
7.21.3	Code security (Code Read Protection - CRP)	26	
7.21.4		27	
7.21.5	AHBLite	27	
7.22	Emulation and debugging	28	
8	Limiting values	29	
9	Thermal characteristics	30	
10	Static characteristics	31	
10.1	Power consumption	35	
10.2	CoreMark data	38	
10.3	Peripheral power consumption	39	
10.4	Electrical pin characteristics.	40	
11	Dynamic characteristics	43	
11.1	Power-up ramp conditions	43	
11.2	Flash memory External clock for the oscillator in slave mode a	43	
11.3	CLKIN	43	
11.4		44	
11.5	I/O pins.	45	
11.6	I <sup>2</sup> C-bus	46	
11.7	SPI interfaces.	47	
11.8	USART interface	49	
12	Analog characteristics	50	
12.1	BOD	50	
12.2	POR	50	
12.3	Comparator	51	
13	Application information	52	
13.1	XTAL input	52	
13.2	XTAL Printed Circuit Board (PCB) layout	-	
	guidelines	54	
13.3	ElectroMagnetic Compatibility (EMC)	54	
14	Package outline	55	

continued >>