

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I²S, POR, PWM, WDT
Number of I/O	38
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 17x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0064gpm048t-i-m4

PIC32MM0256GPM064 FAMILY

2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.


Typical low-cost, 10 μ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as $\pm 10\%$ to $\pm 20\%$ (X5R and X7R) or $-20\% +80\%$ (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15\%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $+22\% -82\%$. Due to the extreme temperature tolerance, a 10 μ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

Typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.

FIGURE 2-4: DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. The minimum DC rating for the ceramic capacitor on VCAP is 16V. Suggested capacitors are shown in Table 2-1.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Input Voltage High (VIH) and Input Voltage Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 3 or MPLAB REAL ICE™ In-Circuit Emulator.

For more information on MPLAB® ICD 3 and REAL ICE connection requirements, refer to the following documents that are available from the Microchip web site.

- "Using MPLAB® ICD 3" (poster) (DS51765)
- "Development Tools Design Advisory" (DS51764)
- "MPLAB® REAL ICE™ In-Circuit Emulator User's Guide" (DS51616)
- "Using MPLAB® REAL ICE™ In-Circuit Emulator" (poster) (DS51749)

7.2 Interrupts

The PIC32MM0256GPM064 family uses fixed offset for vector spacing. For details, refer to **Section 8. “Interrupts”** (DS61108) in the “*PIC32 Family Reference Manual*”. Table 7-2 provides the interrupt related vectors and bits information.

TABLE 7-2: INTERRUPTS

Interrupt Source	MPLAB® XC32 Vector Name	Vector Number	Interrupt Related Bits Location				Persistent Interrupt
			Flag	Enable	Priority	Subpriority	
Core Timer	_CORE_TIMER_VECTOR	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	No
Core Software 0	_CORE_SOFTWARE_0_VECTOR	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	No
Core Software 1	_CORE_SOFTWARE_1_VECTOR	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	No
External 0	_EXTERNAL_0_VECTOR	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	No
External 1	_EXTERNAL_1_VECTOR	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	No
External 2	_EXTERNAL_2_VECTOR	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	No
External 3	_EXTERNAL_3_VECTOR	6	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>	No
External 4	_EXTERNAL_4_VECTOR	7	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>	No
PORTA Change Notification	_CHANGE_NOTICE_A_VECTOR	8	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>	No
PORTB Change Notification	_CHANGE_NOTICE_B_VECTOR	9	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>	No
PORTC Change Notification	_CHANGE_NOTICE_C_VECTOR	10	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>	No
PORTD Change Notification	_CHANGE_NOTICE_D_VECTOR	11	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>	No
RESERVED		12	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>	No
RESERVED		13	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>	No
RESERVED		14	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>	No
RESERVED		15	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>	No
RESERVED		16	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>	No
Timer1	_TIMER_1_VECTOR	17	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>	No
Timer2	_TIMER_2_VECTOR	18	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>	No
Timer3	_TIMER_3_VECTOR	19	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>	No
RESERVED		20	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>	No
RESERVED		21	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>	No
RESERVED		22	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>	No
Comparator 1	_COMPARATOR_1_VECTOR	23	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>	No
Comparator 2	_COMPARATOR_2_VECTOR	24	IFS0<24>	IEC0<24>	IPC6<4:2>	IPC6<1:0>	No
Comparator 3	_COMPARATOR_3_VECTOR	25	IFS0<25>	IEC0<25>	IPC6<12:10>	IPC6<9:8>	No

PIC32MM0256GPM064 FAMILY

REGISTER 8-2: DMASTAT: DMA STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	—	—	—	—	RDWR	DMACH<2:0>		

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31:4 **Unimplemented:** Read as '0'

bit 3 **RDWR:** DMA Read/Write Status bit

1 = Last DMA bus access was a read
0 = Last DMA bus access was a write

bit 2:0 **DMACH<2:0>:** DMA Channel bits

These bits contain the value of the most recent active DMA channel.

REGISTER 8-3: DMAADDR: DMA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	DMAADDR<31:24>							
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	DMAADDR<23:16>							
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	DMAADDR<15:8>							
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
	DMAADDR<7:0>							

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31:0 **DMAADDR<31:0>:** DMA Module Address bits

These bits contain the address of the most recent DMA access.

REGISTER 9-2: SPLLCON: SYSTEM PLL CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	—	PLLODIV<2:0>		
23:16	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
	—	PLLMULT<6:0>						
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	R/W-y	r-0	U-0	U-0	U-0	U-0	U-0	U-0
	PLLICLK	—	—	—	—	—	—	—

Legend:	r = Reserved bit	y = Values set from Configuration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31-27 **Unimplemented:** Read as '0'

bit 26-24 **PLLODIV<2:0>:** System PLL Output Clock Divider bits

- 111 = PLL divide-by-256
- 110 = PLL divide-by-64
- 101 = PLL divide-by-32
- 100 = PLL divide-by-16
- 011 = PLL divide-by-8
- 010 = PLL divide-by-4
- 001 = PLL divide-by-2
- 000 = PLL divide-by-1 (default setting)

bit 23 **Unimplemented:** Read as '0'

bit 22-16 **PLLMULT<6:0>:** System PLL Multiplier bits

- 111111-0000111 = Reserved
- 0000110 = 24x
- 0000101 = 12x
- 0000100 = 8x
- 0000011 = 6x
- 0000010 = 4x
- 0000001 = 3x (default setting)
- 0000000 = 2x

bit 15-8 **Unimplemented:** Read as '0'

bit 7 **PLLICLK:** System PLL Input Clock Source bit

- 1 = FRC is selected as the input to the system PLL (not divided)
- 0 = POSC is selected as the input to the system PLL; the POR default value is specified by the PLLSRC bit
- The POR default value is specified by the PLLSRC Configuration bit in the FOSCSEL register. Refer to Register 26-9 in **Section 26.0 “Special Features”** for more information.

bit 6 **Reserved:** Maintain as '0'

bit 5-0 **Unimplemented:** Read as '0'

Note 1: Writes to this register require an unlock sequence. Refer to **Section 26.4 “System Registers Write Protection”** for details.

PIC32MM0256GPM064 FAMILY

REGISTER 9-3: REFO1CON: REFERENCE OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RODIV<14:8>						
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	RODIV<7:0>							
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC
	ON ⁽¹⁾	—	SIDL	OE	RSLP ⁽²⁾	—	DIVSWEN	ACTIVE ⁽¹⁾
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	ROSEL<3:0> ⁽³⁾			

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31 **Unimplemented:** Read as '0'

bit 30-16 **RODIV<14:0>:** Reference Clock Divider bits

The value selects the reference clock divider bits (see Figure 9-1 for details). A value of '0' selects no divider.

bit 15 **ON:** Reference Oscillator Output Enable bit⁽¹⁾

1 = Reference oscillator module is enabled
0 = Reference oscillator module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 **SIDL:** Peripheral Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode

bit 12 **OE:** Reference Clock Output Enable bit

1 = Reference clock is driven out on the REFO1 pin
0 = Reference clock is not driven out on the REFO1 pin

bit 11 **RSLP:** Reference Oscillator Module Run in Sleep bit⁽²⁾

1 = Reference oscillator module output continues to run in Sleep
0 = Reference oscillator module output is disabled in Sleep

bit 10 **Unimplemented:** Read as '0'

bit 9 **DIVSWEN:** Divider Switch Enable bit

1 = Divider switch is in progress
0 = Divider switch is complete

bit 8 **ACTIVE:** Reference Clock Request Status bit⁽¹⁾

1 = Reference clock request is active
0 = Reference clock request is not active

bit 7-4 **Unimplemented:** Read as '0'

Note 1: Do not write to this register when the ON bit is not equal to the ACTIVE bit.

2: This bit is ignored when the ROSEL<3:0> bits = 0000.

3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

TABLE 10-8: PORTD REGISTER MAP

Virtual Address (B80_#)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
2EB0	ANSELD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2EC0	TRISD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	030F
2ED0	PORTD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2EE0	LATD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2EF0	ODCD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F00	CNPUD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F10	CNPDD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F20	CNCOND	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	—	—	CNSTYLE	PORT32	—	—	—	—	—	—	—	—	—	0000
2F30	CNEN0D	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F40	CNSTAD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F50	CNEN1D	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F60	CNFD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F70	SR0D	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2F80	SR1D	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits<3:1> are not available on 48-pin devices; bits are not available on 36 and 28-pin devices.

2: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

PIC32MM0256GPM064 FAMILY

REGISTER 14-3: CCPxCON3: CAPTURE/COMPARE/PWMx CONTROL 3 REGISTER (CONTINUED)

- bit 19-18 **PSSACE<1:0>**: PWMx Output Pins, OCxA, OCxC and OCxE, Shutdown State Control bits
11 = Pins are driven active when a shutdown event occurs
10 = Pins are driven inactive when a shutdown event occurs
0x = Pins are in a high-impedance state when a shutdown event occurs
- bit 17-16 **PSSBDF<1:0>**: PWMx Output Pins, OCxB, OCxD and OCxF, Shutdown State Control bits⁽¹⁾
11 = Pins are driven active when a shutdown event occurs
10 = Pins are driven inactive when a shutdown event occurs
0x = Pins are in a high-impedance state when a shutdown event occurs
- bit 15-6 **Unimplemented**: Read as '0'
- bit 5-0 **DT<5:0>**: PWM Dead-Time Select bits⁽¹⁾
111111 = Insert 63 dead-time delay periods between complementary output signals
111110 = Insert 62 dead-time delay periods between complementary output signals
...
000010 = Insert 2 dead-time delay periods between complementary output signals
000001 = Insert 1 dead-time delay period between complementary output signals
000000 = Dead-time logic is disabled

Note 1: These bits are implemented in MCCP modules only.

PIC32MM0256GPM064 FAMILY

REGISTER 15-3: SPIxSTAT: SPIx STATUS REGISTER (CONTINUED)

- bit 3 **SPI_xTBE:** SPI_x Transmit Buffer Empty Status bit
1 = Transmit buffer, SPI_xTXB, is empty
0 = Transmit buffer, SPI_xTXB, is not empty
Automatically set in hardware when SPI_x transfers data from SPI_xTXB to SPI_xSR. Automatically cleared in hardware when SPI_xBUF is written to, loading SPI_xTXB.
- bit 2 **Unimplemented:** Read as '0'
- bit 1 **SPI_xTFB:** SPI_x Transmit Buffer Full Status bit
1 = Transmit has not yet started, SPI_xTXB is full
0 = Transmit buffer is not full
Standard Buffer mode:
Automatically set in hardware when the core writes to the SPI_xBUF location, loading SPI_xTXB. Automatically cleared in hardware when the SPI_x module transfers data from SPI_xTXB to SPI_xSR.
Enhanced Buffer mode:
Set when CPU Write Pointer (CWPTR) + 1 = SPI Read Pointer (SRPTR); cleared otherwise.
- bit 0 **SPI_xRB_F:** SPI_x Receive Buffer Full Status bit
1 = Receive buffer, SPI_xRXB, is full
0 = Receive buffer, SPI_xRXB, is not full
Standard Buffer mode:
Automatically set in hardware when the SPI_x module transfers data from SPI_xSR to SPI_xRXB. Automatically cleared in hardware when SPI_xBUF is read from, reading SPI_xRXB.
Enhanced Buffer mode:
Set when SWPTR + 1 = CRPTR; cleared otherwise.

16.1 I²C Control Registers

TABLE 16-1: I2C1, I2C2 AND I2C3 REGISTER MAP

Virtual Address (BF80 #)	Register Name ⁽¹⁾	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
1500	I2C1CON	31:16	—	—	—	—	—	—	—	—	PCIE	SCIE	BOEN	SDAHT	SBCDE	r	r	0000	
		15:0	ON	—	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
1510	I2C1STAT	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ACKSTAT	TRSTAT	ACKTIM	—	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	P	S	R/W	RBF	TBF	0000
1520	I2C1ADD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	I2C1 Address Register										0000
1530	I2C1MSK	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	I2C1 Address Mask Register										0000
1540	I2C1BRG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	Baud Rate Generator Register																0000
1550	I2C1TRN	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	I2C1 Transmit Register								0000
1560	I2C1RCV	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	I2C1 Receive Register								0000
1600	I2C2CON	31:16	—	—	—	—	—	—	—	—	PCIE	SCIE	BOEN	SDAHT	SBCDE	r	r	0000	
		15:0	ON	—	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
1610	I2C2STAT	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ACKSTAT	TRSTAT	ACKTIM	—	—	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	P	S	R/W	RBF	TBF	0000
1620	I2C2ADD	31:16	—	—	—	—	—	—	—	—	I2C2 Address Register								0000
		15:0	—	—	—	—	—	—	—	—	I2C2 Address Mask Register								0000
1640	I2C2BRG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	Baud Rate Generator Register																0000
1650	I2C2TRN	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	I2C2 Transmit Register								0000
1660	I2C2RCV	31:16	—	—	—	—	—	—	—	—	I2C2 Receive Register								0000
		15:0	—	—	—	—	—	—	—	—	I2C2 Receive Register								0000

Legend: — = unimplemented, read as '0'; r = reserved bit. Reset values are shown in hexadecimal.

Note 1: All registers in this table, except I2CxRCV, have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively.

17.1 UART Control Registers

TABLE 17-1: UART1, UART2 AND UART3 REGISTER MAP

Virtual Address (BF80_#)	Register Name	Bit Range	Bits															All Resets	
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
1800	U1MODE ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	SLPEN	ACTIVE	—	—	—	CLKSEL<1:0>	OVFDIS	0000	
		15:0	ON	—	SIDL	IREN	RTSMD	—	UEN<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	STSEL	0000		
1810	U1STA ⁽¹⁾	31:16	UART1 MASK<7:0>							UART1 ADDR<7:0>									0000
		15:0	UTXISEL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
1820	U1TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	TX8	UART1 Transmit Register								
1830	U1RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	RX8	UART1 Receive Register								
1840	U1BRG ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	Baud Rate Generator Prescaler																0000
1900	U2MODE ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	SLPEN	ACTIVE	—	—	—	CLKSEL<1:0>	OVFDIS	0000	
		15:0	ON	—	SIDL	IREN	RTSMD	—	UEN<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	STSEL	0000		
1910	U2STA ⁽¹⁾	31:16	UART2 MASK<7:0>							UART2 ADDR<7:0>									0000
		15:0	UTXISEL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
1920	U2TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	TX8	UART2 Transmit Register								
1930	U2RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	RX8	UART2 Receive Register								
1940	U2BRG ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	Baud Rate Generator Prescaler																0000
2000	U3MODE ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	SLPEN	ACTIVE	—	—	—	CLKSEL<1:0>	OVFDIS	0000	
		15:0	ON	—	SIDL	IREN	RTSMD	—	UEN<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	STSEL	0000		
2010	U3STA ⁽¹⁾	31:16	UART2 MASK<7:0>							UART2 ADDR<7:0>									0000
		15:0	UTXISEL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110		
2020	U3TXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	TX8	UART2 Transmit Register								
2030	U3RXREG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	RX8	UART2 Receive Register								
2040	U3BRG ⁽¹⁾	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	Baud Rate Generator Prescaler																0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These registers have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

PIC32MM0256GPM064 FAMILY

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 7-6 **URXISEL<1:0>**: UARTx Receive Interrupt Mode Selection bits
11 = Reserved
10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full
01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full
00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
- bit 5 **ADDEN**: Address Character Detect bit (bit 8 of received data = 1)
1 = Address Detect mode is enabled; if 9-bit mode is not selected, this control bit has no effect
0 = Address Detect mode is disabled
- bit 4 **RIDLE**: Receiver Idle bit (read-only)
1 = Receiver is Idle
0 = Data is being received
- bit 3 **PERR**: Parity Error Status bit (read-only)
1 = Parity error has been detected for the current character
0 = Parity error has not been detected
- bit 2 **FERR**: Framing Error Status bit (read-only)
1 = Framing error has been detected for the current character
0 = Framing error has not been detected
- bit 1 **OERR**: Receive Buffer Overrun Error Status bit
This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to the empty state.
1 = Receive buffer has overflowed
0 = Receive buffer has not overflowed
- bit 0 **URXDA**: UARTx Receive Buffer Data Available bit (read-only)
1 = Receive buffer has data, at least one more character can be read
0 = Receive buffer is empty

PIC32MM0256GPM064 FAMILY

NOTES:

TABLE 21-1: CLC1, CLC2 AND CLC3 REGISTER MAP

Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
2480	CLC1CON	32:16	—	—	—	—	—	—	—	—	—	—	—	G4POL	G3POL	G2POL	G1POL	0000	
		15:0	ON	—	SIDL	—	INTP	INTN	—	—	LCOE	LCOUT	LCPOL	—	—	MODE<2:0>		0000	
2490	CLC1SEL	32:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	DS4<2:0>			—	DS3<2:0>			—	DS2<2:0>			—	DS1<2:0>		0000	
24A0	CLC1GLS	32:16	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000
		15:0	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
2500	CLC2CON	32:16	—	—	—	—	—	—	—	—	—	—	—	G4POL	G3POL	G2POL	G1POL	0000	
		15:0	ON	—	SIDL	—	INTP	INTN	—	—	LCOE	LCOUT	LCPOL	—	—	MODE<2:0>		0000	
2510	CLC2SEL	32:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	DS4<2:0>			—	DS3<2:0>			—	DS2<2:0>			—	DS1<2:0>		0000	
2520	CLC2GLS	32:16	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000
		15:0	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
2580	CLC3CON	32:16	—	—	—	—	—	—	—	—	—	—	—	G4POL	G3POL	G2POL	G1POL	0000	
		15:0	ON	—	SIDL	—	INTP	INTN	—	—	LCOE	LCOUT	LCPOL	—	—	MODE<2:0>		0000	
2590	CLC3SEL	32:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	DS4<2:0>			—	DS3<2:0>			—	DS2<2:0>			—	DS1<2:0>		0000	
25A0	CLC3GLS	32:16	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000
		15:0	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000
2600	CLC4CON	32:16	—	—	—	—	—	—	—	—	—	—	—	G4POL	G3POL	G2POL	G1POL	0000	
		15:0	ON	—	SIDL	—	INTP	INTN	—	—	LCOE	LCOUT	LCPOL	—	—	MODE<2:0>		0000	
2610	CLC4SEL	32:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	DS4<2:0>			—	DS3<2:0>			—	DS2<2:0>			—	DS1<2:0>		0000	
2620	CLC4GLS	32:16	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	0000
		15:0	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

PIC32MM0256GPM064 FAMILY

TABLE 29-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO10	VOL	Output Low Voltage I/O Ports	—	—	.4	V	IOL = 6.6 mA, VDD = 3.6V
		OSC2/CLKO	—	—	.21	V	IOL = 5.0 mA, VDD = 2V
DO16		Output Low Voltage OSC2/CLKO	—	—	.16	V	IOL = 6.6 mA, VDD = 3.6V
			—	—	.12	V	IOL = 5.0 mA, VDD = 2V
DO20	VOH	Output High Voltage I/O Ports	3.25	—	—	V	IOH = -6.0 mA, VDD = 3.6V
		OSC2/CLKO	1.4	—	—	V	IOH = -3.0 mA, VDD = 2V
DO26		Output High Voltage OSC2/CLKO	3.3	—	—	V	IOH = -6.0 mA, VDD = 3.6V
			1.55	—	—	V	IOH = -1.0 mA, VDD = 2V

Note 1: Data in the “Typ” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 29-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
D130	EP	Program Flash Memory Cell Endurance	10000	20000	—	E/W	
		VDD for Read	2.0	—	3.6	V	
D131	VPR	VDD for Self-Timed Write	2.0	—	3.6	V	
		Self-Timed Double-Word Write Cycle Time	61.4	62.5	63.6	μs	8 bytes, data is not all ‘1’s
D132B	TiW	Self-Timed Row Write Cycle Time	1.41	1.44	1.47	ms	512 bytes, data is not all ‘1’s; SYSCLK > 2 MHz
		Self-Timed Page Erase Time	4.18	4.26	4.33	ms	2048 bytes
D133A	TIE	Characteristic Retention	20	—	—	Year	If no other specifications are violated
D134	TRETD	Self-Timed Chip Erase Time	16.6	16.9	17.3	ms	
D136	TCE						

Note 1: Data in the “Typ” column is at 3.3V, +25°C unless otherwise stated.

FIGURE 29-3: EXTERNAL CLOCK TIMING




TABLE 29-18: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
OS10	Fosc	External CLKI Frequency	DC 2	—	32 48	MHz MHz	EC ECPLL ⁽²⁾
		Oscillator Frequency	3.5 3.5 10 10 31	— — — — —	10 10 32 24 50	MHz MHz MHz MHz kHz	XT XTPLL HS HSPLL SOSC
OS20	Tosc	Tosc = 1/Fosc	—	—	—	—	See Parameter OS10 for Fosc value
OS25	Tcy	Instruction Cycle Time	40	—	DC	ns	
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.45 x Tosc	—	—	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	TBD	ns	EC
OS40	TckR	CLKO Rise Time ⁽³⁾	—	15	30	ns	
OS41	TckF	CLKO Fall Time ⁽³⁾	—	15	30	ns	

Legend: TBD = To Be Determined


Note 1: Data in the “Typ” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Represents input to the system clock prescaler. PLL dividers and postscalers must still be configured so that the system clock frequency does not exceed the maximum frequency, as shown in Figure 29-1.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.

PIC32MM0256GPM064 FAMILY

FIGURE 29-12: SPI_x MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS



PIC32MM0256GPM064 FAMILY

TABLE 29-31: SPI_x MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C				
Param No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP70	TsCL	SCK _x Input Low Time ⁽³⁾	TsCK/2	—	—	ns	
SP71	TsCH	SCK _x Input High Time ⁽³⁾	TsCK/2	—	—	ns	
SP72	TsCF	SCK _x Input Fall Time	—	—	10	ns	
SP73	TsCR	SCK _x Input Rise Time	—	—	10	ns	
SP30	TDoF	SDO _x Data Output Fall Time ⁽⁴⁾	—	—	—	ns	See Parameter DO32
SP31	TDoR	SDO _x Data Output Rise Time ⁽⁴⁾	—	—	—	ns	See Parameter DO31
SP35	Tsch2poV, TscL2poV	SDO _x Data Output Valid after SCK _x Edge	—	—	10	ns	V _{DD} > 2.0V
			—	—	15	ns	V _{DD} < 2.0V
SP40	TdIV2sCH, TdIV2sCL	Setup Time of SDIx Data Input to SCK _x Edge	0	—	—	ns	
SP41	Tsch2DIL, Tscl2DIL	Hold Time of SDIx Data Input to SCK _x Edge	7	—	—	ns	
SP50	TssL2sCH, TssL2sCL	SS _x ↓ to SCK _x ↓ or SCK _x ↑ Input	88	—	—	ns	
SP51	TssH2poZ	SS _x ↑ to SDO _x Output High-Impedance ⁽⁴⁾	2.5	—	12	ns	
SP52	Tsch2ssH TscL2ssH	SS _x ↑ after SCK _x Edge	10	—	—	ns	
SP60	TssL2DoV	SDO _x Data Output Valid after SS _x Edge	—	—	12.5	ns	

- Note 1:** These parameters are characterized but not tested in manufacturing.
2: Data in the “Typical” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
3: The minimum clock period for SCK_x is 40 ns.
4: Assumes 10 pF load on all SPI_x pins.

PIC32MM0256GPM064 FAMILY

TABLE 29-33: I²Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)


AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C				
Param No.	Sym	Characteristics	Min.	Max.	Units	Conditions	
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	Cb is specified to be from 10 to 400 pF
			400 kHz mode	20 + 0.1 C _B	300	ns	
			1 MHz mode ⁽¹⁾	—	300	ns	
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	100	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4700	—	ns	Only relevant for Repeated Start condition
			400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	250	—	ns	
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4000	—	ns	After this period, the first clock pulse is generated
			400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	250	—	ns	
IS33	TSU:STO	Stop Condition Setup Time	100 kHz mode	4000	—	ns	
			400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	600	—	ns	
IS34	THD:STO	Stop Condition Hold Time	100 kHz mode	4000	—	ns	
			400 kHz mode	600	—	ns	
			1 MHz mode ⁽¹⁾	250	—	ns	
IS40	TAA:SCL	Output Valid from Clock	100 kHz mode	0	3500	ns	
			400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus must be free before a new transmission can start
			400 kHz mode	1.3	—	μs	
			1 MHz mode ⁽¹⁾	0.5	—	μs	
IS50	C _B	Bus Capacitive Loading	—	—	pF	See Parameter DO58	

Note 1: Maximum Pin Capacitance = 10 pF for all I²Cx pins (for 1 MHz mode only).

PIC32MM0256GPM064 FAMILY

30.1 Package Marking Information (Continued)


40-Lead UQFN (5x5x0.5 mm)



Example




48-Lead UQFN (6x6 mm)




Example



48-Lead TQFP (7x7x1.0 mm)



Example




64-Lead QFN (9x9x0.9 mm)




Example



64-Lead TQFP (10x10x1 mm)




Example



PIC32MM0256GPM064 FAMILY

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (M6) - 4x4x0.6 mm Body [UQFN] With Corner Anchors

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch		0.40 BSC		
Contact Pad Width	X2			2.00
Contact Pad Length	Y2			2.00
Contact Pad Spacing	C1		3.90	
Contact Pad Spacing	C2		3.90	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.85
Contact Pad to Center Pad (X28)	G1		0.52	
Contact Pad to Pad (X24)	G2	0.20		
Contact Pad to Corner Pad (X8)	G3	0.20		
Corner Anchor Width (X4)	X3			0.78
Corner Anchor Length (X4)	Y3			0.78
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2333-M6 Rev B