

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

ĿXFl

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	27
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFQFN Exposed Pad
Supplier Device Package	36-SQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0128gpm036t-i-m2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC32MM0256GPM064 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM. This data sheet contains device-specific information for the PIC32MM0256GPM064 family devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MM0256GPM064 family of devices.

Table 1-1 lists the pinout I/O descriptions for the pins shown in the device pin tables.

FIGURE 1-1: PIC32MM0256GPM064 FAMILY BLOCK DIAGRAM






FIGURE 3-1: PIC32MM0256GPM064 FAMILY MICROPROCESSOR CORE BLOCK DIAGRAM

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	r-0
31:24	_	K23<2:0>				_		
00.40	r-0	R-0	R-1	R-0	r-0	r-0	r-0	R-1
23:16	_	UDI	SB	MDU	—	_	—	DS
45.0	R-0	R-0	R-0	R-0	R-0	R-1	R-0	R-1
15:8	15:8 BE		Γ<1:0>		AR<2:0>		MT<2:1>	
7.0	R-1	r-0	r-0	r-0	r-0	R/W-0	R/W-1	R/W-0
7:0	MT<0>		_	_	—		K0<2:0>	

REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CP0 REGISTER 16, SELECT 0

Legend:	r = Reserved bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 **Reserved:** This bit is hardwired to '1' to indicate the presence of the CONFIG1 register

bit 31	Reserved: This bit is hardwired to '1' to indicate the presence of the CO
bit 30-28	K23<2:0>: Cacheability of the kseg2 and kseg3 Segments bits
	010 = Cache is not implemented
bit 27-25	KU<2:0>: Cacheability of the kuseg and useg Segments bits ⁽¹⁾
	010 = Cache is not implemented
bit 24-23	Reserved: Must be written as zeros; returns zeros on reads
bit 22	UDI: User-Defined bit
	0 = CorExtend user-defined instructions are not implemented
bit 21	SB: SimpleBE bit
	1 = Only Simple Byte Enables are allowed on the internal bus interface
bit 20	MDU: Multiply/Divide Unit bit
	0 = Fast, high-performance MDU
bit 19-17	Reserved: Must be written as zeros; returns zeros on reads
bit 16	DS: Dual SRAM Interface bit
	1 = Dual instruction/data SRAM interface
bit 15	BE: Endian Mode bit
	0 = Little-endian
bit 14-13	AT<1:0>: Architecture Type bits
	$00 = MIPS32^{\textcircled{B}}$
bit 12-10	AR<2:0>: Architecture Revision Level bits
	001 = MIPS32 Release 2
bit 9-7	MT<2:0>: MMU Type bits
	011 = Fixed mapping
bit 6-3	Reserved: Must be written as zeros; returns zeros on reads
bit 2-0	K0<2:0>: kseg0 Coherency Algorithm bits
	010 = Cache is not implemented

Note 1: The KU<2:0> bits are not usable as this device does not support User mode.

7.1 CPU Exceptions

CPU Coprocessor 0 contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including boundary cases in data, external events or program errors. Table 7-1 lists the exception types in order of priority.

TABLE 7-1: MIPS32[®] microAptiv[™] UC MICROPROCESSOR CORE EXCEPTION TYPES

Exception Type (In Order of Priority)	Description	Branches to	Status Bits Set	Debug Bits Set	EXCCODE	XC32 Function Name
		Highest Priority				
Reset	Assertion of MCLR.	0xBFC0_0000	BEV, ERL	_	_	_on_reset
Soft Reset	Execution of a RESET instruction.	0xBFC0_0000	BEV, SR, ERL	—	—	_on_reset
DSS	EJTAG debug single step.	0xBFC0_0480 (ProbEn = 0 in ECR) 0xBFC0_0200 (ProbEn = 1 in ECR)	_	DSS	_	_
DINT	EJTAG debug interrupt. Caused by setting the EjtagBrk bit in the ECR register.	0xBFC0_0480 (ProbEn = 0 in ECR) 0xBFC0_0200 (ProbEn = 1 in ECR)	_	DINT	_	_
NMI	Non-Maskable Interrupt.	0xBFC0_0000	BEV, NMI, ERL	—	—	_nmi_handler
Interrupt	Assertion of unmasked hardware or software interrupt signal.	See Table 7-2	IPL<2:0>	—	Int (0x00)	See Table 7-2
DIB	EJTAG debug hardware instruction break matched.	0xBFC0_0480 (ProbEn = 0 in ECR) 0xBFC0_0200 (ProbEn = 1 in ECR)	_	DIB	_	
AdEL	Load address alignment error.	EBASE + 0x180	EXL	_	ADEL (0x04)	_general_exception_handler
IBE	Instruction fetch bus error.	EBASE + 0x180	EXL	—	IBE (0x06)	_general_exception_handler
DBp	EJTAG breakpoint (execution of SDBBP instruction).	0xBFC0_0480 (ProbEn = 0 in ECR) 0xBFC0_0200 (ProbEn = 1 in ECR)	DBp	_	_	
Sys	Execution of SYSCALL instruction.	EBASE + 0x180	EXL	_	Sys (0x08)	_general_exception_handler
Вр	Execution of BREAK instruction.	EBASE + 0x180	EXL	_	Bp (0x09)	_general_exception_handler

REGISTER 7-2: PRISS: PRIORITY SHADOW SELECT REGISTER (CONTINUED)

bit 23-20 PRI5SS<3:0>: Interrupt with Priority Level 5 Shadow Set bits⁽¹⁾ 1111 = Reserved 0010 = Reserved 0001 = Interrupt with a priority level of 5 uses Shadow Set 1 0000 = Interrupt with a priority level of 5 uses Shadow Set 0 bit 19-16 **PRI4SS<3:0>:** Interrupt with Priority Level 4 Shadow Set bits⁽¹⁾ 1111 = Reserved 0010 = Reserved 0001 = Interrupt with a priority level of 4 uses Shadow Set 1 0000 = Interrupt with a priority level of 4 uses Shadow Set 0 bit 15-12 PRI3SS<3:0>: Interrupt with Priority Level 3 Shadow Set bits⁽¹⁾ 1111 = Reserved 0010 = Reserved 0001 = Interrupt with a priority level of 3 uses Shadow Set 1 0000 = Interrupt with a priority level of 3 uses Shadow Set 0 PRI2SS<3:0>: Interrupt with Priority Level 2 Shadow Set bits⁽¹⁾ bit 11-8 1111 = Reserved 0010 = Reserved 0001 = Interrupt with a priority level of 2 uses Shadow Set 1 0000 = Interrupt with a priority level of 2 uses Shadow Set 0 PRI1SS<3:0>: Interrupt with Priority Level 1 Shadow Set bits⁽¹⁾ bit 7-4 1111 = Reserved 0010 = Reserved 0001 = Interrupt with a priority level of 1 uses Shadow Set 1 0000 = Interrupt with a priority level of 1 uses Shadow Set 0 bit 3-1 Unimplemented: Read as '0' bit 0 SS0: Single Vector Shadow Register Set bit 1 = Single vector is presented with a shadow set 0 = Single vector is not presented with a shadow set

Note 1: These bits are ignored if the MVEC bit (INTCON<12>) = 0.

8.1 DMA Control Registers

TABLE 8-1: DMA CONTROLLER REGISTER MAP

	Ċ,								Bit	s								
Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3900 DMACON -	31:16		_	_	_			_	—	_	_	_			_	_		0000
	15:0	ON	—	—	SUSPEND	DMABUSY		_	—	—	_	—		—	_	—		0000
DMAGTAT	31:16	—	—	—	—	—		—	-	—	_	_	—	_	—	_		0000
DIVIASTAT	15:0	_	_	_	_	_	_	_	_	_	_	_	_	RDWR	D	MACH<2:0>	>	0000
DMAADDR	31:16								DMAADDI	R<31:0>								0000
				BVT	7<1.0>	WBO			BITO									0000
DCRCCON					51.02		 EN<4:0>		ыю							RCCH<2.02		0000
										ONCEN	UNCALL	CIXCITI			0	10011-2.02	-	0000
DCRCDATA									DCRCDAT	A<31:0>								0000
																		0000
DCRCXOR									DCRCXO	R<31:0>								0000
	DMASTAT DMAADDR DCRCCON DCRCDATA	m DMACON 31:16 DMASTAT 31:16 DMAADDR 31:16 DMAADDR 31:16 DCRCCON 31:16 DCRCCDATA 31:16 DCRCDATA 31:16 31:16 15:0 31:16 15:0 31:16 15:0 31:16 15:0 31:16 15:0 31:16 15:0	JI:16 — DMACON 31:16 — 15:0 ON DMASTAT 31:16 — DMAADDR 31:16 — DMAADDR 31:16 — DCRCCON 31:16 — DCRCCDATA 31:16 — DCRCCDATA 31:16 — DCRCCOR 31:16 —	JI:16 — — DMACON 31:16 — — 15:0 ON — — DMASTAT 31:16 — — DMASTAT 15:0 — — DMAADDR 31:16 — — DCRCCON 31:16 — — DCRCCDATA 15:0 — — DCRCCDATA 15:0 — — DCRCCARA 31:16 — — DCRCXOR 31:16 — —	Jiii - - DMACON 31:16 - - 15:0 ON - - DMASTAT 31:16 - - DMASTAT 31:16 - - DMAADDR 31:16 - - DCRCCON 31:16 - BYTO DCRCDATA 31:16 - - DCRCDATA 31:16 - - DCRCXOR 31:16 - -	JI:16 — — — — DMACON 31:16 — — — SUSPEND DMASTAT 31:16 — — — — DMASTAT 31:16 — — — — DMAADDR 31:16 — — — — DCRCCON 31:16 — — BYTO<1:0> DCRCCDATA 31:16 — — — DCRCCDATA 31:16 — — — DCRCCDATA 31:16 — — — DCRCCOR 31:16 — — —	DMACON 31:16 — … <th< td=""><td>DMACON 31:16 — …</td><td>$\begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c } \hline \end{tabular} & \hline$</td><td>bring brind 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 DMACON 31:16 D</td><td>Image: Marcon Marcon</td><td>bit 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 DMACON 31:16 </td><td>$\frac{1}{100}$ $\frac{1}{100}$ $\frac{1}{29/13}$ $\frac{28/12}{27/11}$ $\frac{26/10}{25/9}$ $\frac{24/8}{23/7}$ $\frac{23/7}{22/6}$ $\frac{21/5}{21/5}$ $DMACON$ $\frac{31:16}{150}$ $-$<td>$\frac{90}{90}$ $\frac{90}{14}$ $\frac{31/15}{20/14}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{25/9}{2}$ $\frac{24/8}{2}$ $\frac{23/7}{22/6}$ $\frac{21/5}{21/5}$ $\frac{20/4}{20/4}$ DMACON $\frac{31:16}{150}$ $$ $$<</td><td>$\frac{9}{90}$ $\frac{9}{210}$ $\frac{31/15}{20/14}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{25/9}{2}$ $\frac{24/8}{2}$ $\frac{23/7}{2}$ $\frac{21/5}{21/5}$ $\frac{20/4}{21/5}$ $\frac{19/3}{2}$ $MACON$ $\frac{31:16}{150}$ $$ $$</td><td>$\frac{9}{90}$ $\frac{9}{21}$ $\frac{31/15}{10}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{26/10}{25/9}$ $\frac{23/7}{24/8}$ $\frac{21/5}{21/5}$ $\frac{20/4}{20/4}$ $\frac{19/3}{18/2}$ $\frac{18/2}{2000}$ DMACON $\frac{31:16}{150}$ $$ $$</td><td>\tilde{gg} \tilde{gg} \tilde{gg}</td><td>\tilde{gg} \tilde{gg} \tilde{gg}</td></td></th<>	DMACON 31:16 — …	$ \begin{array}{c c c c c c c } \hline \begin{tabular}{ c c c c } \hline \end{tabular} & \hline$	bring brind 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 DMACON 31:16 D	Image: Marcon	bit 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 DMACON 31:16	$\frac{1}{100}$ $\frac{1}{100}$ $\frac{1}{29/13}$ $\frac{28/12}{27/11}$ $\frac{26/10}{25/9}$ $\frac{24/8}{23/7}$ $\frac{23/7}{22/6}$ $\frac{21/5}{21/5}$ $DMACON$ $\frac{31:16}{150}$ $ -$ <td>$\frac{90}{90}$ $\frac{90}{14}$ $\frac{31/15}{20/14}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{25/9}{2}$ $\frac{24/8}{2}$ $\frac{23/7}{22/6}$ $\frac{21/5}{21/5}$ $\frac{20/4}{20/4}$ DMACON $\frac{31:16}{150}$ $$ $$<</td> <td>$\frac{9}{90}$ $\frac{9}{210}$ $\frac{31/15}{20/14}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{25/9}{2}$ $\frac{24/8}{2}$ $\frac{23/7}{2}$ $\frac{21/5}{21/5}$ $\frac{20/4}{21/5}$ $\frac{19/3}{2}$ $MACON$ $\frac{31:16}{150}$ $$ $$</td> <td>$\frac{9}{90}$ $\frac{9}{21}$ $\frac{31/15}{10}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{26/10}{25/9}$ $\frac{23/7}{24/8}$ $\frac{21/5}{21/5}$ $\frac{20/4}{20/4}$ $\frac{19/3}{18/2}$ $\frac{18/2}{2000}$ DMACON $\frac{31:16}{150}$ $$ $$</td> <td>\tilde{gg} \tilde{gg} \tilde{gg}</td> <td>\tilde{gg} \tilde{gg} \tilde{gg}</td>	$\frac{90}{90}$ $\frac{90}{14}$ $\frac{31/15}{20/14}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{25/9}{2}$ $\frac{24/8}{2}$ $\frac{23/7}{22/6}$ $\frac{21/5}{21/5}$ $\frac{20/4}{20/4}$ DMACON $\frac{31:16}{150}$ $$ <	$\frac{9}{90}$ $\frac{9}{210}$ $\frac{31/15}{20/14}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{25/9}{2}$ $\frac{24/8}{2}$ $\frac{23/7}{2}$ $\frac{21/5}{21/5}$ $\frac{20/4}{21/5}$ $\frac{19/3}{2}$ $MACON$ $\frac{31:16}{150}$ $$	$\frac{9}{90}$ $\frac{9}{21}$ $\frac{31/15}{10}$ $\frac{30/14}{29/13}$ $\frac{28/12}{28/12}$ $\frac{27/11}{26/10}$ $\frac{26/10}{25/9}$ $\frac{23/7}{24/8}$ $\frac{21/5}{21/5}$ $\frac{20/4}{20/4}$ $\frac{19/3}{18/2}$ $\frac{18/2}{2000}$ DMACON $\frac{31:16}{150}$ $$	\tilde{gg}	\tilde{gg}

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 10.1 "CLR, SET and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	-	_	—	_	-	-	—
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
15:8	CHBUSY	_	_	_	_	_	_	CHCHNS ⁽¹⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>

REGISTER 8-7: DCHxCON: DMA CHANNEL x CONTROL REGISTER

Legend:

R = Readable bit	a Readable bit W = Writable bit		read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 CHBUSY: Channel Busy bit
 - 1 = Channel is active or has been enabled
 - 0 = Channel is inactive or has been disabled

bit 14-9 Unimplemented: Read as '0'

- bit 8 CHCHNS: Chain Channel Selection bit⁽¹⁾
 - 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
 - 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)

bit 7 CHEN: Channel Enable bit⁽²⁾

- 1 = Channel is enabled
- 0 = Channel is disabled
- bit 6 CHAED: Channel Allow Events if Disabled bit
 - 1 = Channel start/abort events will be registered, even if the channel is disabled
 - 0 = Channel start/abort events will be ignored if the channel is disabled

bit CHCHN: Channel Chain Enable bit

- 1 = Allows channel to be chained
- 0 = Does not allow channel to be chained

bit 4 CHAEN: Channel Automatic Enable bit

- 1 = Channel is continuously enabled and not automatically disabled after a block transfer is complete
- 0 = Channel is disabled on a block transfer complete

bit 3 Unimplemented: Read as '0'

- bit 2 CHEDET: Channel Event Detected bit
 - 1 = An event has been detected
 - 0 = No events have been detected

bit 1-0 **CHPRI<1:0>:** Channel Priority bits

- 11 = Channel has Priority 3 (highest)
- 10 = Channel has Priority 2
- 01 = Channel has Priority 1
- 00 = Channel has Priority 0

Note 1: The chain selection bit takes effect when chaining is enabled (CHCHN = 1).

2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	—	_	—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	_	—	_	—	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	SIDL	_	—	_	—	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
7:0	TGATE		TCKPS<2:0>		—		TCS	—

REGISTER 12-2: T3CON: TIMER3 CONTROL REGISTER

Legend:

5			
R = Readable bit	ble bit W = Writable bit		read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Timer3 On bit
 - 1 = Timer3 is enabled
 - 0 = Timer3 is disabled

bit 14 Unimplemented: Read as '0'

- bit 13 SIDL: Timer3 Stop in Idle Mode bit
 - 1 = Discontinues operation when device enters Idle mode
 - 0 = Continues operation even in Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 **TGATE:** Timer3 Gated Time Accumulation Enable bit When TCS = 1:

This bit is ignored.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer3 Input Clock Prescale Select bits

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value

bit 3-2 Unimplemented: Read as '0'

- bit 1 TCS: Timer3 Clock Source Select bit
 - 1 = External clock is from the T3CK pin
 - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
31:24	-		—	RXBUFELM<4:0>						
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
23:16	_		—	TXBUFELM<4:0>						
45.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0		
15:8	_	_	—	FRMERR	SPIBUSY	—	—	SPITUR		
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0		
7:0	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF		

REGISTER 15-3: SPIxSTAT: SPIx STATUS REGISTER

Legend:	C = Clearable bit	HS = Hardware Settable bit			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 Unimplemented: Read as '0'
- bit 12 **FRMERR:** SPIx Frame Error status bit 1 = Frame error detected 0 = No frame error detected This bit is only valid when FRMEN = 1.
- bit 11 SPIBUSY: SPIx Activity Status bit
 - 1 = SPIx peripheral is currently busy with some transactions
 - 0 = SPIx peripheral is currently Idle
- bit 10-9 **Unimplemented:** Read as '0'
- bit 8 SPITUR: Transmit Underrun (TUR) bit
 - 1 = Transmit buffer has encountered an underrun condition
 - 0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

- bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)
 - 1 = When the SPIx Shift register is empty
 - 0 = When the SPIx Shift register is not empty
- bit 6 SPIROV: Receive Overflow (ROV) Flag bit
 - 1 = A new data is completely received and discarded; the user software has not read the previous data in the SPIxBUF register
 - 0 = No overflow has occurred

This bit is set in hardware; it can only be cleared (= 0) in software.

- bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)
 - 1 = RX FIFO is empty (CPU Read Pointer (CRPTR) = SPI Write Pointer (SWPTR))
 - 0 = RX FIFO is not empty (CRPTR \neq SWPTR)
- bit 4 Unimplemented: Read as '0'

PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	—	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	_	_	_	_	_	_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
	STALLIF		RESUMEIR /	IULEIF	IRNIE	SOLL	UERRIFY /	DETACHIF ⁽⁶⁾

REGISTER 18-6: U1IR: USB INTERRUPT REGISTER

Legend:	WC = Write '1' to Clear bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 STALLIF: Stall Handshake Interrupt bit
 - I = In Host mode, a Stall handshake was received during the handshake phase of the transaction; in Device mode, a Stall handshake was transmitted during the handshake phase of the transaction
 - 0 = Stall handshake has not been sent
- bit 6 ATTACHIF: Peripheral Attach Interrupt bit⁽¹⁾
 - 1 = Peripheral attachment was detected by the USB module
 - 0 = Peripheral attachment was not detected
- bit 5 **RESUMEIF:** Resume Interrupt bit⁽²⁾
 - 1 = K-State is observed on the D+ or D- pin for 2.5 µs
 - 0 = K-State is not observed
- bit 4 IDLEIF: Idle Detect Interrupt bit
 - 1 = Idle condition detected (constant Idle state of 3 ms or more)
 - 0 = No Idle condition detected
- bit 3 TRNIF: Token Processing Complete Interrupt bit⁽³⁾
 - 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
 - 0 = Processing of current token not complete
- bit 2 SOFIF: SOF Token Interrupt bit
 - 1 = SOF token received by the peripheral or the SOF threshold reached by the host
 - 0 = SOF token was not received nor threshold reached
- bit 1 **UERRIF**: USB Error Condition Interrupt bit⁽⁴⁾
 - 1 = Unmasked error condition has occurred
 - 0 = Unmasked error condition has not occurred
- **Note 1:** This bit is only valid if the HOSTEN bit is set (see Register 18-11), there is no activity on the USB for 2.5 μs and the current bus state is not SE0.
 - 2: When not in Suspend mode, this interrupt should be disabled.
 - 3: Clearing this bit will cause the STAT FIFO to advance.
 - 4: Only error conditions enabled through the U1EIE register will set this bit.
 - 5: Device mode.
 - 6: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_		_	_	_
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_		_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	—			_
7.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

REGISTER 18-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
 - 1 = Direct connection to a low-speed device is enabled
 - 0 = Direct connection to a low-speed device is disabled; hub required with PRE_PID
- bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)
 - 1 = Retry NACK'd transactions are disabled
 - 0 = Retry NACK'd transactions are enabled; retry done in hardware
- bit 5 Unimplemented: Read as '0'
- bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disables Endpoint n from control transfers; only TX and RX transfers are allowed

0 = Enables Endpoint n for control (SETUP) transfers; TX and RX transfers are also allowed Otherwise, this bit is ignored.

bit 3 **EPRXEN:** Endpoint Receive Enable bit

- 1 = Endpoint n receive is enabled
- 0 = Endpoint n receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
 - 1 = Endpoint n transmit is enabled
 - 0 = Endpoint n transmit is disabled
- bit 1 EPSTALL: Endpoint Stall Status bit
 - 1 = Endpoint n was stalled
 - 0 = Endpoint n was not stalled
- bit 0 EPHSHK: Endpoint Handshake Enable bit
 - 1 = Endpoint handshake is enabled
 - 0 = Endpoint handshake is disabled (typically used for isochronous endpoints)

19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of the PIC32MM0256GPM064 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 28. "RTCC with Timestamp" (DS60001362) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.

The RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Lowpower optimization provides extended battery lifetime while keeping track of time. Key features of the RTCC module are:

- Time: Hours, Minutes and Seconds
- · 24-Hour Format (military time)
- · Visibility of One-Half Second Period
- Provides Calendar: Weekday, Date, Month and Year
- Alarm Intervals are Configurable for Half of a Second, 1 Second, 10 Seconds, 1 Minute, 10 Minutes, 1 Hour, 1 Day, 1 Week, 1 Month and 1 Year
- · Alarm Repeat with Decrementing Counter
- · Alarm with Indefinite Repeat: Chime
- Year Range: 2000 to 2099
- · Leap Year Correction
- · BCD Format for Smaller Firmware Overhead
- Optimized for Long-Term Battery Operation
- · Fractional Second Synchronization
- User Calibration of the Clock Crystal Frequency with Auto-Adjust
- Uses External 32.768 kHz Crystal, 32 kHz Internal Oscillator, PWRLCLK Input Pin or Peripheral Clock
- Alarm Pulse, Seconds Clock or Internal Clock Output on RTCC Pin




FIGURE 19-1: RTCC BLOCK DIAGRAM

PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	_	_	_	—	_	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	_	_	_	—	_	—	—	
45.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	ADRC	EXTSAM	_	SAMC<4:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				ADC	S<7:0>				

REGISTER 20-3: AD1CON3: ADC CONTROL REGISTER 3

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 ADRC: ADC Conversion Clock Source (TSRC) bit
 - 1 = Clock derived from the Fast RC (FRC) oscillator
 - 0 = Clock derived from the Peripheral Bus Clock (PBCLK, 1:1 with SYSCLK)

bit 14 EXTSAM: Extended Sampling Time bit

- 1 = ADC is still sampling after SAMP bit = 0
- 0 = ADC stops sampling when SAMP bit = 0
- bit 13 Unimplemented: Read as '0'
- bit 12-8 SAMC<4:0>: Auto-Sample Time bits

11111 **= 31 T**AD

- •
- .

00001 = 1 TAD

00000 = 0 TAD (Not allowed)

- bit 7-0 ADCS<7:0>: ADC Conversion Clock Select bits
 - 11111111 = 2 TSRC ADCS<7:0> = 510 TSRC = TAD
 - - •

00000001 = 2 • TSRC • ADCS<7:0> = 2 • TSRC = TAD 00000000 = 1 • TSRC = TAD

Where TSRC is a period of clock selected by the ADRC bit (AD1CON3<15>).

25.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MM0256GPM064 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Modes" (DS60001130) in the "PIC32 Family "Reference Manual", which is available from the Microchip web site (www.microchip.com/ PIC32). The information in this data sheet supersedes the information in the FRM.

This section describes the power-saving features for the PIC32MM0256GPM064 family devices. These devices offer various methods and modes that allow the application to balance power consumption with device performance. In all of the methods and modes described in this section, power saving is controlled by software. The peripherals and CPU can be halted or disabled to reduce power consumption.

25.1 Sleep Mode

In Sleep mode, the CPU and most peripherals are halted and the associated clocks are disabled. Some peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep. The device enters Sleep mode when the SLPEN bit (OSCCON<4>) is set and a WAIT instruction is executed.

Sleep mode includes the following characteristics:

- There can be a Wake-up Delay based on the Oscillator Selection
- The Fail-Safe Clock Monitor (FSCM) does not Operate During Sleep mode
- The BOR Circuit remains Operative during Sleep mode
- The WDT, if Enabled, is not automatically Cleared prior to Entering Sleep mode
- Some Peripherals can Continue to Operate at Limited Functionality in Sleep mode; these Peripherals include I/O Pins that Detect a Change in the Input Signal, WDT, ADC, UART and Peripherals that use an External Clock Input or the Internal LPRC Oscillator (e.g., RTCC and Timer1)
- I/O Pins Continue to Sink or Source Current in the Same Manner as they do when the Device is not in Sleep

The processor will exit, or "wake-up", from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset.
- On a WDT time-out.

If the interrupt priority is lower than or equal to the current priority, the CPU will remain halted, but the Peripheral Bus Clock (PBCLK) will start running and the device will enter into Idle mode. To set or clear the SLPEN bit, an unlock sequence must be executed. Refer to **Section 26.4 "System Registers Write Protection"** for details.

25.2 Standby Sleep Mode

Standby Sleep mode places the voltage regulator in Standby mode. This mode draws less power than Sleep mode but has a longer wake-up time. Standby Sleep mode is entered by setting the VREGS bit (PWRCON<0>) prior to entering Sleep by executing a WAIT instruction. All peripherals that can operate in Sleep mode can operate in Standby Sleep mode.

25.3 Retention Sleep Mode

Retention Sleep uses a separate voltage regulator to provide the lowest power Sleep mode. This mode has a longer wake-up time than Sleep or Standby Sleep. This mode is entered by clearing the RETVR Configuration bit (FPOR<2>) and setting the RETEN bit (PWRCON<1>), prior to entering Sleep mode, and executing a WAIT instruction.

Only select peripherals, such as Timer1, WDT, RTCC and REFO, can operate in Retention Sleep mode.

Note: In Retention mode, the maximum peripheral output frequency to an I/O pin must be less than 33 kHz.

Note: When MCLR is used to wake the device from Retention Sleep, a POR Reset will occur.

25.4 Idle Mode

In Idle mode, the CPU is halted; however, all clocks are still enabled. This allows peripherals to continue to operate. Peripherals can be individually configured to halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to the current priority of the CPU, the CPU will remain halted and the device will remain in Idle mode.
- On any form of device Reset.
- On a WDT time-out interrupt.

To set or clear the SLPEN bit, an unlock sequence must be executed. Refer to **Section 26.4** "System **Registers Write Protection**" for details.

TABLE 25-2: PERIPHERAL MODULE DISABLE REGISTERS MAP

ess										Bits									
Virtual Address (BF80_#) Register Name ⁽¹⁾	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
35B0	PMDCON	31:16		_	_		_	_	_	_				—	_	_		—	FFFF
3380	FINDCON	15:0	_	—	—	—	PMDLOCK	—	—	—	—	-	—	—	—	—	—	—	F7FF
3500	PMD1	31:16	_	—	—	—	—	—	—	—	—	-	—	HLVDMD	—	—	—	—	FFEF
3300	35C0 PMD1	15:0	_	—	—	VREFMD	—	—	—	—	—	-	—	—	—	—	—	ADCMD	EFFE
35D0	PMD2	31:16	_	—	—	—	CLC4MD	CLC3MD	CLC2MD	CLC1MD	—	-	—	—	—	—	—	—	FOFF
3300	FIVIDZ	15:0	_	—	—	—	—	—	—	—	—	-	—	—	—	CMP3MD	CMP2MD	CMP1MD	FFF8
35E0	PMD3	31:16	_	—	_	_	—	—	_	—	_	_	_	—	_	—	_	CCP9MD	FFFE
00L0	T WID5	15:0	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	_	_	—	—	_	—	_	—	00FF
35F0	PMD4	31:16	—	—	—	—	_	—	_	—	_	_	—	—	_	—	_	—	FFFF
331.0		15:0	—	—	—	—	_	—	_	—	_	_	—	—	_	T3MD	T2MD	T1MD	FFF8
3600	PMD5	31:16	—	—	—	—	_	—	_	USBMD	_	_	—	—	_	I2C3MD	I2C2MD	I2C1MD	FEF8
3000	T WID5	15:0	—	—	—	—	_	SPI3MD	SPI2MD	SPI1MD	_	_	—	—	_	U3MD	U2MD	U1MD	F8F8
3610	PMD6	31:16	—	—	—	—	_	—	_	—	_	_	—	—	_	—	_	—	FEFF
5010	i wiDo	15:0	_	—	_	_	—	—	_	REFOMD	_	_	_	—	_	—	_	RTCCMD	FEFE
3620	PMD7	31:16	_	—	_	_	—	—	_	—	_	_	_	—	_	—	_	—	FFFF
5020		15:0	_	—	_	—	—	—	_	—	_	—	—	DMAMD	_	—	_	_	FFEF

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively.

PIC32MM0256GPM064 FAMILY

REGISTER 26-10: ANCFG: BAND GAP CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_			—	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—		_	—	—	_	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—		_	—	—	_	_	—
7.0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS, HC	R/W-0, HS, HC	U-0
7:0		_				VBGADC	VBGCMP	

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown		

bit 31-3 Unimplemented: Read as '0'

- bit 2 VBGADC: ADC Band Gap Enable bit
 - 1 = ADC band gap is enabled
 - 0 = ADC band gap is disabled

bit 1 VBGCMP: Comparator Band Gap Enable bit

- 1 = Comparator band gap is enabled
- 0 = Comparator band gap is disabled
- bit 0 Unimplemented: Read as '0'

TABLE 29-3: OPERATING VOLTAGE SPECIFICATIONS	TABLE 29-3:	OPERATING VOLTAGE SPECIFICATIONS
--	-------------	----------------------------------

DC CHARACTERISTICS				Operating Conditions: 2.0V < VDD < 3.6V, -40°C < TA < +85°C (unless otherwise stated)					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
DC10	Vdd	Supply Voltage	2.0	_	3.6	V			
DC16	V _{POR} (1)	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	—	100	mV			
DC17A	SVDD ⁽¹⁾	Recommended Vod Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_		V/ms	0-3.3V in 66 ms, 0-2.0V in 40 ms		
DC17B	Vbor	Brown-out Reset Voltage on VDD Transition, High-to-Low	2.0	_	2.083	V			

Note 1: If the VPOR or SVDD parameters are not met, or the application experiences slow power-down VDD ramp rates, it is recommended to enable and use BOR.

TABLE 29-4: OPERATING CURRENT (IDD)⁽²⁾

DC CHARAG	CTERISTICS						
Parameter No. Typical ⁽¹⁾		Max	Units Operating Temperature		Vdd	Conditions	
DC19	.72	.96	mA	-40°C to +85°C	2.0V	Fsys = 1 MHz	
		.96	mA	-40°C to +85°C	3.3V		
DC23	2.5	3.7	mA	-40°C to +85°C	2.0V	Fsys = 8 MHz	
	2.5	3.7	mA	-40°C to +85°C	3.3V		
DC24	7.9	10.2	mA	-40°C to +85°C	2.0V	Fsys = 25 MHz	
	7.9	10.2	mA	-40°C to +85°C	3.3V	1313 - 23 MI 12	
DC25	.4	.8	μA	-40°C to +85°C	2.0V	LPRC,	
	.4	.8	μA	-40°C to +85°C	3.3V	Fsys = 32 kHz	

Note 1: Typical parameters are for design guidance only and are not tested.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD; WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- · CPU executing:

```
while(1)
 {
 NOP();
 }
```

3: JTAG is disabled




FIGURE 29-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 29-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time ⁽³⁾	Tsck/2	—	—	ns		
SP71	TscH	SCKx Input High Time ⁽³⁾	Tsck/2	_	_	ns		
SP72	TscF	SCKx Input Fall Time	—	_	—	ns	See Parameter DO32	
SP73	TscR	SCKx Input Rise Time	_	_	_	ns	See Parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	—	_	—	ns	See Parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	—	_	—	ns	See Parameter DO31	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	—	7	ns	VDD > 2.0V	
			—	—	10	ns	VDD < 2.0V	
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	5	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	5	—	—	ns		
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	88	—	—	ns		
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	2.5	—	12	ns		
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	10	—	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 10 pF load on all SPIx pins.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	64				
Pitch	е	0.50 BSC				
Overall Height	A	0.80	0.85	0.90		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Width	E	9.00 BSC				
Exposed Pad Width	E2	7.60	7.70	7.80		
Overall Length	D	9.00 BSC				
Exposed Pad Length	D2	7.60	7.70	7.80		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	К	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support