

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	MIPS32® microAptiv™
Core Size	32-Bit Single-Core
Speed	25MHz
Connectivity	IrDA, LINbus, SPI, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, I ² S, POR, PWM, WDT
Number of I/O	52
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 20x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mm0128gpm064t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note: This data sheet summarizes the features of the PIC32MM0256GPM064 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32). The information in this data sheet supersedes the information in the FRM.

2.1 Basic Connection Requirements

Getting started with the PIC32MM0256GPM064 family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see Section 2.2 "Decoupling Capacitors")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- VCAP pin (see Section 2.4 "Voltage Regulator Pin (VCAP)")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5** "**ICSP Pins**")
- OSC1 and OSC2 pins, when external oscillator source is used (see Section 2.7 "External Oscillator Pins")
- VUSB3V3 pin, this pin must be powered for USB operation (see Section 18.4 "Powering the USB Transceiver")

The following pin(s) may be required as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS, is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of $0.1 \ \mu F$ (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances, as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	r-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	_	-	—
00.40	U-0	R-0	R-1	R-0	R-0	R-0	R-1	R-1
23:16	_	IPLW<1:0>		MMAR<2:0>		MCU	ISAONEXC	
45.0	R-0	R-1	R-1	R-1	U-0	U-0	U-0	R-0
15:8	ISA<1:0> UI		ULRI	RXI	—	_	_	ITL
7:0	U-0	R-1	R-1	R-0	R-1	U-0	U-0	R-0
	_	VEIC	VINT	SP	CDMM			TL

REGISTER 3-3: CONFIG3: CONFIGURATION REGISTER 3; CP0 REGISTER 16, SELECT 3

Legend:	r = Reserved bit	y = Value set from Configuration bits on POI	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	Reserved: This bit is hardwired as '0'
bit 30-23	Unimplemented: Read as '0'
bit 22-21	IPLW<1:0>: Width of the Status IPL and Cause RIPL bits
	01 = IPL and RIPL bits are 8 bits in width
bit 20-18	MMAR<2:0>: microMIPS™ Architecture Revision Level bits
	000 = Release 1
bit 17	MCU: MIPS [®] MCU ASE Implemented bit
	1 = MCU ASE is implemented
bit 16	ISAONEXC: ISA on Exception bit
	1 = microMIPS is used on entrance to an exception vector
bit 15-14	ISA<1:0>: Instruction Set Availability bits
	01 = Only microMIPS is implemented
bit 13	ULRI: UserLocal Register Implemented bit
	1 = UserLocal Coprocessor 0 register is implemented
bit 12	RXI: RIE and XIE Implemented in PageGrain bit
	1 = RIE and XIE bits are implemented
bit 11-9	Unimplemented: Read as '0'
bit 8	ITL: Indicates that iFlowtrace™ Hardware is Present bit
	0 = The iFlowtrace hardware is not implemented in the core
bit 7	Unimplemented: Read as '0'
bit 6	VEIC: External Vector Interrupt Controller bit
	1 = Support for an external interrupt controller is implemented.
bit 5	VINT: Vector Interrupt bit
	1 = Vector interrupts are implemented
bit 4	SP: Small Page bit
	0 = 4-Kbyte page size
bit 3	CDMM: Common Device Memory Map bit
	1 = CDMM is implemented
bit 2-1	Unimplemented: Read as '0'
bit 0	TL: Trace Logic bit
	0 = Trace logic is not implemented

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	NVMADDR<31:24> ⁽¹⁾								
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	NVMADDR<23:16> ⁽¹⁾								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	NVMADDR<15:8> ⁽¹⁾								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	NVMADDR<7:0> ⁽¹⁾								

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Legend:

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 NVMADDR<31:0>: Flash Address bits⁽¹⁾

NVMOP<3:0> Selection	Flash Address Bits (NVMADDR<31:0>)
Page Erase	Address identifies the page to erase (NVMADDR<10:0> are ignored).
Row Program	Address identifies the row to program (NVMADDR<7:0> are ignored).
Double-Word Program	Address identifies the double-word (64-bit) to program (NVMADDR<2:0> bits are ignored). Note: Must be 64-bit aligned.

Note 1: For all other NVMOP<3:0> bits settings, the Flash address is ignored. See the NVMCON register (Register 5-1) for additional information on these bits.

Note:	The bits in this register are only reset by a Power-on Reset (POR) and are not affected by other Reset sources.
-------	---

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	PWPULOCK	_		_	_		_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	PWP<23:16>							
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	PWP<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PWP<7:0>							

REGISTER 5-6: NVMPWP: PROGRAM FLASH WRITE-PROTECT REGISTER

Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **PWPULOCK:** Program Flash Memory Page Write-Protect Unlock bit

1 = Register is not locked and can be modified

0 = Register is locked and cannot be modified

This bit is only clearable and cannot be set except by any Reset.

bit 30-24 Unimplemented: Read as '0'

bit 23-0 PWP<23:0>: Flash Program Write-Protect (Page) Address bits

Physical memory below address, 0x1DXXXXXX, is write-protected, where 'XXXXXX' is specified by PWP<23:0>. When the PWP<23:0> bits have a value of '0', write protection is disabled for the entire Program Flash Memory. If the specified address falls within the page, the entire page and all pages below the current page will be protected.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed. Refer to Example 5-1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_		—	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	—	—	—	—	_	_
45.0	R/W-1	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
15:8	BWPULOCK	_		—	—	BWP2 ⁽¹⁾	BWP1 ⁽¹⁾	BWP0 ⁽¹⁾
7:0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			_	_	_			—

REGISTER 5-7: NVMBWP: BOOT FLASH (PAGE) WRITE-PROTECT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15 BWPULOCK: Boot Alias Write-Protect Unlock bit
 1 = BWPx bits are not locked and can be modified
 0 = BWPx bits are locked and cannot be modified
 This bit is only clearable and cannot be set except by any Reset.

bit 14-11 Unimplemented: Read as '0'

- bit 10 **BWP2:** Boot Alias Page 2 Write-Protect bit⁽¹⁾
 - 1 = Write protection for physical address, 0x01FC08000 through 0x1FC0BFFF, is enabled
 - 0 = Write protection for physical address, 0x01FC08000 through 0x1FC0BFFF, is disabled

bit 9 **BWP1:** Boot Alias Page 1 Write-Protect bit⁽¹⁾

1 = Write protection for physical address, 0x01FC04000 through 0x1FC07FFF, is enabled 0 = Write protection for physical address, 0x01FC04000 through 0x1FC07FFF, is disabled

bit 8 **BWP0:** Boot Alias Page 0 Write-Protect bit⁽¹⁾

1 = Write protection for physical address, 0x01FC00000 through 0x1FC03FFF, is enabled 0 = Write protection for physical address, 0x01FC00000 through 0x1FC03FFF, is disabled

- bit 7-0 Unimplemented: Read as '0'
- **Note 1:** These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (BWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed. Refer to Example 5-1.

PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0						
31:24	_	_	_	—	_		—	
00.40	U-0	U-0						
23:16	_	_	—	—	—	—	—	—
45.0	U-0	U-0						
15:8	_	—	_	—	_	—	_	_
7.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0		_	_	—	_	SBOREN	RETEN ⁽¹⁾	VREGS

REGISTER 6-4: PWRCON: POWER CONTROL REGISTER⁽²⁾

Legend:

Logona.							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-3 Unimplemented: Read as '0'

bit 2 SBOREN: BOR Enable bit

Enables the BOR for select BOREN Configuration bit settings.

1 = Writing a '1' to this bit enables the BOR for select BOREN configuration values

 ${\tt 0}$ = Writing a '0' to this bit enables the BOR for select BOREN configuration values

bit 1 **RETEN:** Output Level of the Regulator During Sleep Selection bit⁽¹⁾

- 1 = Writing a '1' to this bit will cause the main regulator to be put in a low-power state during Sleep mode⁽³⁾
- 0 = Writing a '0' to this bit will have no effect

bit 0 VREGS: Voltage Regulator Standby Enable bit

1 = Voltage regulator will remain active during Sleep mode

0 = Voltage regulator will go into Standby mode during Sleep mode

Note 1: Refer to Section 25.0 "Power-Saving Features" for details.

- 2: The SYSKEY register is used to unlock this register.
- 3: The RETEN bit in the device configuration must also be set to enable this mode.

PIC32MM0256GPM064 FAMILY

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
31:24	—	_			_		—							
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
23:16	—	_	—	—	—	—	—							
45.0	U-0	U-0	U-0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC						
15:8	—	_	—		_	S								
7.0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC											
7:0	SIRQ<7:0>													

REGISTER 7-3: INTSTAT: INTERRUPT STATUS REGISTER

Legend:	HS = Hardware Settable bit	HC = Hardware Clearable bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-11 Unimplemented: Read as '0'

- bit 10-8 SRIPL<2:0>: Requested Priority Level for Single Vector Mode bits⁽¹⁾ 111-000 = The priority level of the latest interrupt presented to the CPU
- bit 7-0 SIRQ<7:0>: Last Interrupt Request Serviced Status bits 1111111-00000000 = The last interrupt request number serviced by the CPU
- **Note 1:** This value should only be used when the interrupt controller is configured for Single Vector mode.

REGISTER 7-4:	IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
31:24	IPTMR<31:24>														
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
23:16	IPTMR<23:16>														
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
15:8	IPTMR<15:8>														
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
7:0				IPTM	R<7:0>										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IPTMR<31:0>: Interrupt Proximity Timer Reload bits

Used by the interrupt proximity timer as a reload value when the interrupt proximity timer is triggered by an interrupt event.

REGISTER 7-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER x (CONTINUED)

bit 12-10 IP1<2:0>: Interrupt Priority 1 bits

Dit 12-10	IP1<2:0>: Interrupt Priority 1 bits
	111 = Interrupt priority is 7
	•
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 9-8	IS1<1:0>: Interrupt Subpriority 1 bits
	11 = Interrupt subpriority is 3
	10 = Interrupt subpriority is 2
	01 = Interrupt subpriority is 1
	00 = Interrupt subpriority is 0
bit 7-5	Unimplemented: Read as '0'
bit 4-2	IP0<2:0>: Interrupt Priority 0 bits
	111 = Interrupt priority is 7
	•
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 1-0	IS0<1:0>: Interrupt Subpriority 0 bits
	11 = Interrupt subpriority is 3
	10 = Interrupt subpriority is 2
	01 = Interrupt subpriority is 1
	00 = Interrupt subpriority is 0

Note: This register represents a generic definition of the IPCx register. Refer to Table 7-3 for the exact bit definitions.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0							
24.24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0							
31:24	_	_	_	_	_	F	>								
00.40	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1							
23:16	_	PLLMULT<6:0>													
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
15:8	—	_	—	_	_	_	—	—							
7.0	R/W-y	r-0	U-0	U-0	U-0	U-0	U-0	U-0							
7:0	PLLICLK	_		_	_	—	_	_							

REGISTER 9-2: SPLLCON: SYSTEM PLL CONTROL REGISTER

Legend:	r = Reserved bit	y = Values set from C	onfiguration bits on POR			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-27 Unimplemented: Read as '0'

bit 26-24 **PLLODIV<2:0>:** System PLL Output Clock Divider bits

- 111 = PLL divide-by-256 110 = PLL divide-by-64 101 = PLL divide-by-32 100 = PLL divide-by-16 011 = PLL divide-by-8 010 = PLL divide-by-4 001 = PLL divide-by-2 000 = PLL divide-by-1 (default setting)
- bit 23 Unimplemented: Read as '0'
- bit 22-16 PLLMULT<6:0>: System PLL Multiplier bits
 - 111111-0000111 = Reserved 0000110 = 24x 0000101 = 12x 0000100 = 8x 0000011 = 6x 0000010 = 4x 0000001 = 3x (default setting) 0000000 = 2x

bit 15-8 Unimplemented: Read as '0'

bit 7 PLLICLK: System PLL Input Clock Source bit

 1 = FRC is selected as the input to the system PLL (not divided)
 0 = POSC is selected as the input to the system PLL; the POR default value is specified by the PLLSRC bit The POR default value is specified by the PLLSRC Configuration bit in the FOSCSEL register. Refer to Register 26-9 in Section 26.0 "Special Features" for more information.

- bit 6 Reserved: Maintain as '0'
- bit 5-0 Unimplemented: Read as '0'

Note 1: Writes to this register require an unlock sequence. Refer to Section 26.4 "System Registers Write Protection" for details.

TABLE 10-8: PORTD REGISTER MAP

ess										Bits										
Virtual Address (BF80_#)	Register Name ⁽²⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
2EB0	ANSELD	31:16		_	—	_	—		_	_	—	_	_	_		_	—	_	0000	
ZLBU	ANGLED	15:0	-	—	—	—	—		—	—	—	—	_	—	—	—	—	—	0000	
2EC0	TRISD	31:16	-	—	—	—	—		—	—	—	—	_	—	—	—	—	—	0000	
200	TRISD	15:0	-	—	—	—	—		—	—	—	—	_	—		TRISD	<3:0>(1)		030F	
2ED0	PORTD	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
ZEDU	FURID	15:0		—	—	_	—		—		—	—		—		RD<3	3:0>(1)		0000	
2EE0	LATD	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
ZEEU	LAID	15:0		—	—	_	—		—		—	—		—		LATD<	:3:0>(1)		0000	
2EF0	ODCD	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
ZEFU	UDCD	15:0		—	—	_	—		—		—	—		—		ODCD	<3:0>(1)		0000	
2F00	CNPUD	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
2F00	CINFUD	15:0		—	—	_	—		—		—	—		—		CNPUD	CNPUD<3:0>(1)			
2F10	CNPDD	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
2F10	CINFUD	15:0		—	—	_	—		—		—	—		—		CNPDD	<3:0>(1)		0000	
2F20	CNCOND	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
2620	CINCOIND	15:0	ON	—	—	_	CNSTYLE	PORT32	—		—	—		—		—	—	—	0000	
2F30	CNEN0D	31:16		—	—	_	—		—		—	—		—		—	—	—	0000	
2530	CINEINUD	15:0		—	—	_	—		—		—	—		—		CNIE0D)<3:0>(1)		0000	
2F40	CNSTATD	31:16	_	_	_	_	_	_	_	_	—	_	-	-	_	_	_	_	0000	
2F40	CNSTALD	15:0	_	_	_	_	_	_	_	_	—	_	-	-		CNSTAT	D<3:0> ⁽¹⁾		0000	
2F50	CNEN1D	31:16	_	_	_	_	_	_	_	_	—	_	-	-	_	_	_	_	0000	
2F50	CNENTD	15:0	_	_	_	_	_	_	_	_	—	_	-	-		CNIE1D)<3:0>(1)		0000	
2F60	CNFD	31:16	_	_	_	_	_	_	_	_	—	_	-	-	_	_	_	_	0000	
2F00	CNFD	15:0	_	_	_	_	_	_	_	_	—	_	-	-		CNFD-	<3:0>(1)		0000	
2F70	SR0D	31:16		_	—	_	_		_	_	_	_	_	_	-	_	_	—	0000	
2F70	2KUD	15:0	_	—	_	_	—		_	—	_	_	_	—		SR0D<3:0> ⁽¹⁾				
2F80	SR1D	31:16	_	_	_		_		_		_	_	_	_	_	_	—	—	0000	
200	SKID	15:0	_	_	—	_	_		_	_	_	_	_	_		SR1D<	<3:0>(1)		0000	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits<3:1> are not available on 48-pin devices; bits are not available on 36 and 28-pin devices.

2: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

TABLE 10-9: PERIPHERAL PIN SELECT REGISTER MAP

ess										Bits	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2A00	RPCON	31:16	_	—	_		_		_	_	_	—	_	_	—			—	0000
2400	RECON	15:0		_	_	_	IOLOCK	_		—				_	_	0000			
2A20	RPINR1	31:16	_	—	—	—	_	_		_			_	—	—	—	—	_	0000
		15:0														INT4R<4:0>			0000
2A30	RPINR2	31:16	—	—	—			ICM2R<4:0>			—	—	—			ICM1R<4:0>	>		0000
		15:0	_	—	—	_	—	—	—	—	_	—	—	_	—	—	—		0000
2A40	RPINR3	31:16	_	—	—	_	—	—	—	—	_	—	—	_	—	_	—		0000
		15:0	_	—	—	—	—	—	—	—	_	—	_			ICM3R<4:0>			0000
2A60	RPINR5	31:16	_	—	—		(CFBR<4:0>	>		_	—	_		(DCFAR<4:0			0000
		15:0	_										_					—	0000
2A70	RPINR6	31:16	_	—	—	_		—	—	_			_		<u> </u>	—	—	_	0000
		15:0	_					CKIBR<4:0			_	—	_			CKIAR<4:0			0000
2A80	RPINR7	31:16	_	_	_			ICM8R<4:0>			_	_	—			ICM7R<4:0>			0000
		15:0														ICM5R<4:0>	,		0000
2A90	RPINR8	31:16 15:0	_	_	_			J3RXR<4:0>	•			_		-	—	 ICM9R<4:0>			0000
		31:16			_	—		 12CTSR<4:0		_			_			J2RXR<4:0			0000
2AA0	RPINR9	15:0				_				_				_	_			_	0000
		31:16					L	I J3RTSR<4:0	>									_	0000
2AB0	RPINR10	15:0				_	_	_	_	_			_		_		_		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_		۱	SS2INR<4:0	>		0000
2AC0	RPINR11	15:0	_	_	_		S	CK2INR<4:0	>		_	_	_			SDI2R<4:0>	•		0000
		31:16	_	_	_		С	LCINBR<4:0	>		_		_		С	LCINAR<4:)>		0000
2AD0	RPINR12	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
0.5.40		31:16	_	_	_			RP4R<4:0>			_	_	_			RP3R<4:0>			0000
2B10	RPOR0	15:0	—	_	_		RP2R<4:0>					_	_			RP1R<4:0>			0000
2022		31:16	_	_	_			RP8R<4:0>			_	_	_			RP7R<4:0>			0000
2B20	RPOR1	15:0	_	_	_			RP6R<4:0>			_	_	_					0000	
2020	RPOR2	31:16	_					RP12R<4:0>	•	_	_		_					0000	
2B30	RPUR2	15:0	_					RP10R<4:0>								RP9R<4:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_		—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	—	_	—	—	_	_
45.0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
15:8	ON	_	—	_	CNSTYLE	PORT32	_	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_	_	_	_	_	_	_

REGISTER 10-1: CNCONX: CHANGE NOTIFICATION CONTROL FOR PORTX REGISTER (x = A-D)

Legend:

zogonal				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Change Notification (CN) Control On bit
 - 1 = CN is enabled
 - 0 = CN is disabled

bit 14-12 Unimplemented: Read as '0'

- bit 11 **CNSTYLE:** Change Notification Style Selection bit
 - 1 = Edge style (detects edge transitions, CNFx bits are used for a Change Notice event)
 - 0 = Mismatch style (detects change from last port read, CNSTATx bits are used for a Change Notification event)

bit 10 **PORT32:** Merge Ports bit

Maps the next higher GPIO's control and status registers to the upper half, bits<31:16>, of this port.

- 1 = Merging of this port and the next port is enabled
- 0 = Merging is disabled; all ports are accessed through their registers
- bit 9-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	OPSSRC ⁽¹⁾	RTRGEN ⁽²⁾	—	—	OPS<3:0> ⁽³⁾			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	TRIGEN	ONESHOT	ALTSYNC	SYNC<4:0>				
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	CCPSLP	TMRSYNC	ARSYNC CLKSEL<2:0>		`
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	TMRPS	S<1:0>	T32	CCSEL		MOD	<3:0>	

REGISTER 14-1: CCPxCON1: CAPTURE/COMPARE/PWMx CONTROL 1 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	OPSSRC: Output Postscaler Source Select bit ⁽¹⁾
--------	---

- 1 = Output postscaler scales the Special Event Trigger output events
- 0 = Output postscaler scales the timer interrupt events
- bit 30 RTRGEN: Retrigger Enable bit⁽²⁾
 - 1 = Time base can be retriggered when CCPTRIG = 1
 - 0 = Time base may not be retriggered when CCPTRIG = 1
- bit 29-28 Unimplemented: Read as '0'
- bit 27-24 **OPS<3:0>:** CCPx Interrupt Output Postscale Select bits⁽³⁾
 - 1111 = Interrupt every 16th time base period match
 - 1110 = Interrupt every 15th time base period match
 - ...
 - 0100 = Interrupt every 5th time base period match
 - 0011 = Interrupt every 4th time base period match or 4th input capture event
 - 0010 = Interrupt every 3rd time base period match or 3rd input capture event
 - $\tt 0001$ = Interrupt every 2nd time base period match or 2nd input capture event
 - 0000 = Interrupt after each time base period match or input capture event
- bit 23 TRIGEN: CCPx Triggered Enable bit
 - 1 = Triggered operation of the timer is enabled
 - 0 = Triggered operation of the timer is disabled
- bit 22 **ONESHOT:** One-Shot Mode Enable bit
 - 1 = One-Shot Triggered mode is enabled; trigger duration is set by OSCNT<2:0>
 - 0 = One-Shot Triggered mode is disabled

bit 21 ALTSYNC: CCPx Clock Select bit

- 1 = An alternate signal is used as the module synchronization output signal
- 0 = The module synchronization output signal is the Time Base Reset/rollover event

Note 1: This control bit has no function in Input Capture modes.

- 2: This control bit has no function when TRIGEN = 0.
- **3:** Values greater than '0011' will cause a FIFO buffer overflow in Input Capture mode.

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 11	 STRICT: Strict I²C Reserved Address Rule Enable bit 1 = Strict reserved addressing is enforced; device does not respond to reserved address space or generates addresses in reserved address space 0 = Strict I²C reserved address rule is not enabled
bit 10	A10M: 10-Bit Slave Address bit 1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address
bit 9	DISSLW: Disable Slew Rate Control bit 1 = Slew rate control is disabled 0 = Slew rate control is enabled
bit 8	<pre>SMEN: SMBus Input Levels bit 1 = Enables I/O pin thresholds compliant with the SMBus specification 0 = Disables SMBus input thresholds</pre>
bit 7	GCEN: General Call Enable bit (when operating as I ² C slave) 1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for reception) 0 = General call address is disabled
bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	 ACKEN: Acknowledge Sequence Enable bit (when operating as I²C master, applicable during master receive) 1 = Initiates Acknowledge sequence on the SDAx and SCLx pins and transmits the ACKDT data bit; hardware is clear at the end of the master Acknowledge sequence 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master) 1 = Enables Receive mode for I^2C ; hardware is clear at the end of the eighth bit of the master receive data byte 0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master) 1 = Initiates Stop condition on SDAx and SCLx pins; hardware is clear at the end of the master Stop sequence 0 = Stop condition is not in progress
bit 1	 RSEN: Repeated Start Condition Enable bit (when operating as I²C master) 1 = Initiates Repeated Start condition on SDAx and SCLx pins; hardware is clear at the end of the master Repeated Start sequence 0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master) 1 = Initiates Start condition on SDAx and SCLx pins; hardware is clear at the end of the master Start sequence 0 = Start condition is not in progress

REGISTER 18-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾
 - 1 = Token packet rejected due to CRC5 error
 - 0 = Token packet accepted

EOFEF: EOF Error Flag bit^(3,5)

- 1 = EOF error condition detected
- 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check failed
 - 0 = PID check passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_			—			_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	—	—		—	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
15:8	VCFG<2:0>			OFFCAL	BUFREGEN	CSCNA	_	_
7.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7:0	BUFS	_		BUFM	—			

REGISTER 20-2: AD1CON2: ADC CONTROL REGISTER 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

		ADC Vr+	ADC VR-				
	000	AVdd	AVss				
	001	AVdd	External VREF- Pin				
	010	External VREF+ Pin	AVss				
	011	External VREF+ Pin	External VREF- Pin				
	1xx	Unimplemente	d; do not use				
bit 12 OFFCAL: Input Offset Calibration Mode Select bit 1 = Enables Offset Calibration mode: The inputs of the SHA are connected to the negative referen 0 = Disables Offset Calibration mode: The inputs to the SHA are controlled by AD1CHS or AD1CS							
bit 11	 BUFREGEN: ADC Buffer Register Enable bit 1 = Conversion result is loaded into the buffer location determined by the converted channel 0 = ADC result buffer is treated as a FIFO 						
bit 10	CSCNA: Sca	an Input Selections for CH0+	SHA Input for Input Multipl	exer Setting bit			
	1 = Scans in 0 = Does not	•					
bit 9-8	Unimpleme	nted: Read as '0'					
bit 7	BUFS: Buffe	r Fill Status bit					
	1 = ADC is c	nen BUFM = 1 (ADC buffers urrently filling Buffers 11-21, urrently filling Buffers 0-10, u	user should access data in	0-10			
bit 6	Unimpleme	nted: Read as '0'					
bit 5-2		Sample/Convert Sequences					
	<pre>1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence .</pre>						
	0000 = Inter	rupts at the completion of con rupts at the completion of con	nversion for each sample/c				
bit 1	1 = Buffer co	Result Buffer Mode Select b onfigured as two 11-word buff onfigured as one 22-word buff	ers, ADC1BUF(010), AD	C1BUF(1121)			
bit 0	Unimpleme	nted: Read as '0'					

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N
15:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N

REGISTER 21-3: CLCxGLS: CLCx GATE LOGIC INPUT SELECT REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	G4D4T: Gate 4 Data Source 4 True Enable bit
	1 = The Data Source 4 signal is enabled for Gate 4
	0 = The Data Source 4 signal is disabled for Gate 4
bit 30	G4D4N: Gate 4 Data Source 4 Negated Enable bit
	1 = The Data Source 4 inverted signal is enabled for Gate 4
	0 = The Data Source 4 inverted signal is disabled for Gate 4
bit 29	G4D3T: Gate 4 Data Source 3 True Enable bit
	1 = The Data Source 3 signal is enabled for Gate 4
	0 = The Data Source 3 signal is disabled for Gate 4
bit 28	G4D3N: Gate 4 Data Source 3 Negated Enable bit
	1 = The Data Source 3 inverted signal is enabled for Gate 4
	0 = The Data Source 3 inverted signal is disabled for Gate 4
bit 27	G4D2T: Gate 4 Data Source 2 True Enable bit
	1 = The Data Source 2 signal is enabled for Gate 4
	0 = The Data Source 2 signal is disabled for Gate 4
bit 26	G4D2N: Gate 4 Data Source 2 Negated Enable bit
	1 = The Data Source 2 inverted signal is enabled for Gate 4
	0 = The Data Source 2 inverted signal is disabled for Gate 4
bit 25	G4D1T: Gate 4 Data Source 1 True Enable bit
	1 = The Data Source 1 signal is enabled for Gate 4
	0 = The Data Source 1 signal is disabled for Gate 4
bit 24	G4D1N: Gate 4 Data Source 1 Negated Enable bit
	1 = The Data Source 1 inverted signal is enabled for Gate 4
	0 = The Data Source 1 inverted signal is disabled for Gate 4
bit 23	G3D4T: Gate 3 Data Source 4 True Enable bit
	1 = The Data Source 4 signal is enabled for Gate 3
	0 = The Data Source 4 signal is disabled for Gate 3
bit 22	G3D4N: Gate 3 Data Source 4 Negated Enable bit
	1 = The Data Source 4 inverted signal is enabled for Gate 3
	0 = The Data Source 4 inverted signal is disabled for Gate 3
bit 21	G3D3T: Gate 3 Data Source 3 True Enable bit
	1 = The Data Source 3 signal is enabled for Gate 3
	0 = The Data Source 3 signal is disabled for Gate 3


24.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 24-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

FIGURE 24-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM



REGISTER 26-4: FWDT/AFWDT: WATCHDOG TIMER CONFIGURATION REGISTER (CONTINUED)

- bit 6-5 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits
 - 11 = Watchdog Timer window size is 25%
 - 10 = Watchdog Timer window size is 37.5%
 - 01 = Watchdog Timer window size is 50%
 - 00 = Watchdog Timer window size is 75%
- bit 4-0 SWDTPS<4:0>: Sleep Mode Watchdog Timer Postscale Select bits

From 10100 to 11111 = 1:1048576. 10011 = 1:524288 10010 = 1:262144 10001 = 1:131072 10000 = 1:65536 01111 = 1:32768 01110 = 1:16384 01101 = 1:8192 01100 = 1:4096 01011 = 1:2048 01010 = 1:1024 01001 = 1:512 01000 = 1:256 00111 = 1:128 00110 = 1:64 00101 = 1:32 00100 = 1:16 00011 = 1:8 00010 = 1:4 00001 = 1:2 00000 = 1:1

APPENDIX A: REVISION HISTORY

Revision A (January 2016)

This is the initial version of the document.

Revision B (March 2017)

This revision incorporates the following updates:

- Sections:
 - Updated the "Low-Power Modes", "Peripheral Features", "Microcontroller Features" and "Analog Features" sections.
 - Changed program row size to 128 32-bit words in Section 5.0 "Flash Program Memory".
 - Updated Section 4.2 "Bus Matrix (BMX)", Section 8.0 "Direct Memory Access (DMA) Controller", Section 9.0 "Oscillator Configuration", Section 9.2 "Clock Switching Operation", Section 9.3 "FRC Active Clock Tuning", Section 10.1 "CLR, SET and INV Registers", Section 10.5 "I/O Port Write/Read Timing", Section 10.6 "GPIO Port Merging", Section 20.1 "Introduction", Section 26.5 "Band Gap Voltage Reference" and Section 26.7 "Unique Device Identifier (UDID)".
 - Added the 36-Lead VQFN (M2) and 48-Lead UQFN (M4) packaging diagrams to **Section 30.0 "Packaging Information"**.
- Tables:
 - Updated Table 1-1, Table 7-2, Table 7-3, Table 9-1, Table 10-5, Table 10-6, Table 10-7, Table 10-8, Table 20-1, Table 26-3, Table 26-4, Table 26-6, Table 26-8, Table 29-2, Table 29-3, Table 29-4, Table 29-5, Table 29-6, Table 29-7, Table 29-8, Table 29-11, Table 29-14, Table 29-20 and Table 29-21.
 - Replaced Table 29-34 with Table 29-34, Table 29-35 and Table 29-36.
 - Removed previously numbered Table 29-35.
- · Examples:
 - Updated Example 9-1.
- · Figures:
 - Updated Figure 1-1, Figure 8-1, Figure 9-1, Figure 9-2 and Figure 22-1.
 - Added Figure 9-2.
- · Registers:
 - Updated Register 6-4, Register 9-1, Register 9-2, Register 9-3, Register 9-5, Register 14-1, Register 19-1, Register 19-2, Register 26-1,Register 26-5 and Register 26-10.
 - Removed Register 9-7.

Revision C (May 2017)

This revision incorporates the following updates:

- · Sections:
 - Updated the "Peripheral Features" section.
 - Updated Section 2.3 "Master Clear (MCLR) Pin" and Section 25.3 "Retention Sleep Mode".
- Tables:
 - Updated Table 29-4, Table 29-5, Table 29-6 and Table 29-7.
- · Registers:
 - Updated Register 13-1.